ATE173357T1 - Verfahren zur herstellung eines leitenden kontakts auf einem halbleiterkörper - Google Patents
Verfahren zur herstellung eines leitenden kontakts auf einem halbleiterkörperInfo
- Publication number
- ATE173357T1 ATE173357T1 AT93112505T AT93112505T ATE173357T1 AT E173357 T1 ATE173357 T1 AT E173357T1 AT 93112505 T AT93112505 T AT 93112505T AT 93112505 T AT93112505 T AT 93112505T AT E173357 T1 ATE173357 T1 AT E173357T1
- Authority
- AT
- Austria
- Prior art keywords
- polysilicon
- layer
- doped
- contact
- opening
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 238000004519 manufacturing process Methods 0.000 title 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract 9
- 229920005591 polysilicon Polymers 0.000 abstract 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract 4
- 235000012239 silicon dioxide Nutrition 0.000 abstract 2
- 239000000377 silicon dioxide Substances 0.000 abstract 2
- 229910052581 Si3N4 Inorganic materials 0.000 abstract 1
- 238000000151 deposition Methods 0.000 abstract 1
- 239000003989 dielectric material Substances 0.000 abstract 1
- 239000000463 material Substances 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- 230000001590 oxidative effect Effects 0.000 abstract 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53271—Conductive materials containing semiconductor material, e.g. polysilicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
- Conductive Materials (AREA)
- Die Bonding (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US93792192A | 1992-08-31 | 1992-08-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE173357T1 true ATE173357T1 (de) | 1998-11-15 |
Family
ID=25470571
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT93112505T ATE173357T1 (de) | 1992-08-31 | 1993-08-04 | Verfahren zur herstellung eines leitenden kontakts auf einem halbleiterkörper |
Country Status (7)
Country | Link |
---|---|
US (1) | US5464793A (de) |
EP (1) | EP0585640B1 (de) |
JP (1) | JPH0824111B2 (de) |
KR (2) | KR100290691B1 (de) |
AT (1) | ATE173357T1 (de) |
DE (1) | DE69322024T2 (de) |
TW (1) | TW214610B (de) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2720796B2 (ja) * | 1994-11-15 | 1998-03-04 | 日本電気株式会社 | 半導体装置の製造方法 |
US5627103A (en) * | 1995-03-02 | 1997-05-06 | Sony Corporation | Method of thin film transistor formation with split polysilicon deposition |
US6103572A (en) * | 1997-02-07 | 2000-08-15 | Citizen Watch Co., Ltd. | Method of fabricating a semiconductor nonvolatile storage device |
WO1999004427A1 (de) * | 1997-07-15 | 1999-01-28 | Infineon Technologies Ag | Kontaktierung einer halbleiterzone |
JP3090198B2 (ja) * | 1997-08-21 | 2000-09-18 | 日本電気株式会社 | 半導体装置の構造およびその製造方法 |
US6057216A (en) * | 1997-12-09 | 2000-05-02 | International Business Machines Corporation | Low temperature diffusion process for dopant concentration enhancement |
US6215190B1 (en) * | 1998-05-12 | 2001-04-10 | International Business Machines Corporation | Borderless contact to diffusion with respect to gate conductor and methods for fabricating |
US6261924B1 (en) | 2000-01-21 | 2001-07-17 | Infineon Technologies Ag | Maskless process for self-aligned contacts |
US6940134B2 (en) * | 2002-07-02 | 2005-09-06 | International Business Machines Corporation | Semiconductor with contact contacting diffusion adjacent gate electrode |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1388926A (en) * | 1972-03-04 | 1975-03-26 | Ferranti Ltd | Manufacture of silicon semiconductor devices |
US4127931A (en) * | 1974-10-04 | 1978-12-05 | Nippon Electric Co., Ltd. | Semiconductor device |
JPS5922380B2 (ja) * | 1975-12-03 | 1984-05-26 | 株式会社東芝 | ハンドウタイソシノ セイゾウホウホウ |
JPS54158167A (en) * | 1978-06-05 | 1979-12-13 | Toshiba Corp | Manufacture of semiconductor device |
US4694561A (en) * | 1984-11-30 | 1987-09-22 | American Telephone And Telegraph Company, At&T Bell Laboratories | Method of making high-performance trench capacitors for DRAM cells |
US4717678A (en) * | 1986-03-07 | 1988-01-05 | International Business Machines Corporation | Method of forming self-aligned P contact |
US4927779A (en) * | 1988-08-10 | 1990-05-22 | International Business Machines Corporation | Complementary metal-oxide-semiconductor transistor and one-capacitor dynamic-random-access memory cell and fabrication process therefor |
US5198386A (en) * | 1992-06-08 | 1993-03-30 | Micron Technology, Inc. | Method of making stacked capacitors for DRAM cell |
-
1993
- 1993-04-20 TW TW082102998A patent/TW214610B/zh not_active IP Right Cessation
- 1993-06-25 JP JP5179854A patent/JPH0824111B2/ja not_active Expired - Lifetime
- 1993-08-04 DE DE69322024T patent/DE69322024T2/de not_active Expired - Lifetime
- 1993-08-04 AT AT93112505T patent/ATE173357T1/de not_active IP Right Cessation
- 1993-08-04 EP EP93112505A patent/EP0585640B1/de not_active Expired - Lifetime
- 1993-08-31 KR KR1019930017088A patent/KR100290691B1/ko not_active IP Right Cessation
-
1994
- 1994-10-03 US US08/317,151 patent/US5464793A/en not_active Expired - Lifetime
-
2000
- 2000-09-18 KR KR1020000054689A patent/KR100363295B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
DE69322024D1 (de) | 1998-12-17 |
KR100290691B1 (ko) | 2001-06-01 |
DE69322024T2 (de) | 1999-04-08 |
US5464793A (en) | 1995-11-07 |
JPH06112152A (ja) | 1994-04-22 |
KR940004728A (ko) | 1994-03-15 |
JPH0824111B2 (ja) | 1996-03-06 |
EP0585640A2 (de) | 1994-03-09 |
EP0585640A3 (de) | 1994-11-09 |
TW214610B (en) | 1993-10-11 |
EP0585640B1 (de) | 1998-11-11 |
KR100363295B1 (ko) | 2002-12-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960005553B1 (ko) | 필드산화막 형성 방법 | |
US6372601B1 (en) | Isolation region forming methods | |
ATE173357T1 (de) | Verfahren zur herstellung eines leitenden kontakts auf einem halbleiterkörper | |
GB2288067B (en) | Method of fabricating a semiconductor device,method of cleaning a crystalline surface of a semiconductor,and semiconductor device | |
ATE506694T1 (de) | Verfahren zur herstellung eines gate- dielektrikums mit gebieten hoher und niedriger dielektrizitätskonstante | |
KR100242396B1 (ko) | 반도체 장치 제조방법 | |
US5629230A (en) | Semiconductor processing method of forming field oxide regions on a semiconductor substrate utilizing a laterally outward projecting foot portion | |
TW376552B (en) | Semiconductor device and method of production thereof | |
EP0773582A3 (de) | Verfahren zur Herstellung einer Grabenstruktur für die Isolation in einer integrierten Schaltung | |
EP1081755A3 (de) | Methode, die Qualität einer dielektrischen Schicht für eine Halbleiteranordnung zu verbessern | |
EP0388564A3 (de) | Verfahren zur Herstellung einer nichtplanaren Struktur auf einem Halbleitersubstrat | |
JPS6472551A (en) | Manufacture of trench capacitor | |
JPH07505013A (ja) | 絶縁体を充填した深いトレンチを半導体基板に製作する方法 | |
KR960035974A (ko) | 트랜지스터 몸체와 도체사이의 내부연결 형성 방법 | |
EP0067738A3 (de) | Verfahren zum Herabsetzen von fortsetzenden Zonen für Halbleiteranordnung | |
KR970030777A (ko) | 반도체 장치의 캐패시터 제조방법 | |
KR0161839B1 (ko) | 열산화막 공정을 이용한 게이트 형성방법 | |
KR950001304B1 (en) | Semiconductor device isolation method | |
KR960019574A (ko) | 반도체 소자의 유전체막 형성방법 | |
ATE209395T1 (de) | Halbleiteranordnung und verfahren zu ihrer herstellung | |
KR930001431A (ko) | 디램 셀의 구조 및 제조방법 | |
JPS6433920A (en) | Growth method of semiconductor film | |
JPS6446983A (en) | Manufacture of field-effect transistor | |
KR970077728A (ko) | 고전압 트랜지스터 형성방법 | |
KR19980015762A (ko) | 반도체 장치의 소자분리 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |