ATE125667T1 - Zwei- oder mehrlagige leiterplatte, verfahren zur herstellung von solchen leiterplatten und laminat für die herstellung von solchen leiterplatten durch ein solches verfahren. - Google Patents

Zwei- oder mehrlagige leiterplatte, verfahren zur herstellung von solchen leiterplatten und laminat für die herstellung von solchen leiterplatten durch ein solches verfahren.

Info

Publication number
ATE125667T1
ATE125667T1 AT92203269T AT92203269T ATE125667T1 AT E125667 T1 ATE125667 T1 AT E125667T1 AT 92203269 T AT92203269 T AT 92203269T AT 92203269 T AT92203269 T AT 92203269T AT E125667 T1 ATE125667 T1 AT E125667T1
Authority
AT
Austria
Prior art keywords
conductor pattern
adhesive layer
layer
support plate
connecting section
Prior art date
Application number
AT92203269T
Other languages
English (en)
Inventor
Helmut Bruckner
Siegfried Koepnick
Werner Uggowitzer
Original Assignee
Philips Electronics Nv
Huels Troisdorf
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronics Nv, Huels Troisdorf filed Critical Philips Electronics Nv
Application granted granted Critical
Publication of ATE125667T1 publication Critical patent/ATE125667T1/de

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4084—Through-connections; Vertical interconnect access [VIA] connections by deforming at least one of the conductive layers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0302—Properties and characteristics in general
    • H05K2201/0305—Solder used for other purposes than connections between PCB or components, e.g. for filling vias or for programmable patterns
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0335—Layered conductors or foils
    • H05K2201/0355—Metal foils
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/091—Locally and permanently deformed areas including dielectric material
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/06—Lamination
    • H05K2203/063—Lamination of preperforated insulating layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3447—Lead-in-hole components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452—Solder masks
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007—Surface contacts, e.g. bumps
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4673—Application methods or materials of intermediate insulating layers not specially adapted to any one of the previous methods of adding a circuit layer
    • H05K3/4676—Single layer compositions
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10—Methods of surface bonding and/or assembly therefor
    • Y10T156/1089—Methods of surface bonding and/or assembly therefor of discrete laminae to single face of additional lamina
    • Y10T156/109—Embedding of laminae within face of additional laminae
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10—Methods of surface bonding and/or assembly therefor
    • Y10T156/1089—Methods of surface bonding and/or assembly therefor of discrete laminae to single face of additional lamina
    • Y10T156/1092—All laminae planar and face to face
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10—Methods of surface bonding and/or assembly therefor
    • Y10T156/1089—Methods of surface bonding and/or assembly therefor of discrete laminae to single face of additional lamina
    • Y10T156/1092—All laminae planar and face to face
    • Y10T156/1093—All laminae planar and face to face with covering of discrete laminae with additional lamina
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Laminated Bodies (AREA)
  • Manufacturing Of Printed Wiring (AREA)
AT92203269T 1991-10-31 1992-10-23 Zwei- oder mehrlagige leiterplatte, verfahren zur herstellung von solchen leiterplatten und laminat für die herstellung von solchen leiterplatten durch ein solches verfahren. ATE125667T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
AT0217291A AT398877B (de) 1991-10-31 1991-10-31 Zwei- oder mehrlagige leiterplatte, verfahren zum herstellen einer solchen leiterplatte und laminat für die herstellung einer solchen leiterplatte nach einem solchen verfahren

Publications (1)

Publication Number Publication Date
ATE125667T1 true ATE125667T1 (de) 1995-08-15

Family

ID=3529267

Family Applications (2)

Application Number Title Priority Date Filing Date
AT0217291A AT398877B (de) 1991-10-31 1991-10-31 Zwei- oder mehrlagige leiterplatte, verfahren zum herstellen einer solchen leiterplatte und laminat für die herstellung einer solchen leiterplatte nach einem solchen verfahren
AT92203269T ATE125667T1 (de) 1991-10-31 1992-10-23 Zwei- oder mehrlagige leiterplatte, verfahren zur herstellung von solchen leiterplatten und laminat für die herstellung von solchen leiterplatten durch ein solches verfahren.

Family Applications Before (1)

Application Number Title Priority Date Filing Date
AT0217291A AT398877B (de) 1991-10-31 1991-10-31 Zwei- oder mehrlagige leiterplatte, verfahren zum herstellen einer solchen leiterplatte und laminat für die herstellung einer solchen leiterplatte nach einem solchen verfahren

Country Status (11)

Country Link
US (2) US5378858A (de)
EP (1) EP0540104B1 (de)
JP (1) JPH05304369A (de)
KR (1) KR930009484A (de)
CN (1) CN1073316A (de)
AT (2) AT398877B (de)
DE (1) DE69203691T2 (de)
DK (1) DK0540104T3 (de)
ES (1) ES2076669T3 (de)
MY (1) MY109360A (de)
TW (1) TW236070B (de)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5994993A (en) * 1998-07-31 1999-11-30 Flexcon Company, Inc. Fuse indicator label
US7446030B2 (en) * 1999-08-27 2008-11-04 Shocking Technologies, Inc. Methods for fabricating current-carrying structures using voltage switchable dielectric materials
US7825491B2 (en) * 2005-11-22 2010-11-02 Shocking Technologies, Inc. Light-emitting device using voltage switchable dielectric material
US7695644B2 (en) 1999-08-27 2010-04-13 Shocking Technologies, Inc. Device applications for voltage switchable dielectric material having high aspect ratio particles
US20100044079A1 (en) * 1999-08-27 2010-02-25 Lex Kosowsky Metal Deposition
US20100044080A1 (en) * 1999-08-27 2010-02-25 Lex Kosowsky Metal Deposition
AU6531600A (en) * 1999-08-27 2001-03-26 Lex Kosowsky Current carrying structure using voltage switchable dielectric material
US20080035370A1 (en) * 1999-08-27 2008-02-14 Lex Kosowsky Device applications for voltage switchable dielectric material having conductive or semi-conductive organic material
US6461909B1 (en) 2000-08-30 2002-10-08 Micron Technology, Inc. Process for fabricating RuSixOy-containing adhesion layers
US6903005B1 (en) * 2000-08-30 2005-06-07 Micron Technology, Inc. Method for the formation of RuSixOy-containing barrier layers for high-k dielectrics
US6456189B1 (en) 2000-11-28 2002-09-24 Ferraz Shawmut Inc. Electrical fuse with indicator
JP2005129900A (ja) * 2003-09-30 2005-05-19 Sanyo Electric Co Ltd 回路装置およびその製造方法
DE102004017772A1 (de) * 2004-04-13 2005-11-03 Seho Systemtechnik Gmbh Verfahren zum Reflow-Löten
WO2007062122A2 (en) 2005-11-22 2007-05-31 Shocking Technologies, Inc. Semiconductor devices including voltage switchable materials for over-voltage protection
US20100264225A1 (en) * 2005-11-22 2010-10-21 Lex Kosowsky Wireless communication device using voltage switchable dielectric material
US20080029405A1 (en) * 2006-07-29 2008-02-07 Lex Kosowsky Voltage switchable dielectric material having conductive or semi-conductive organic material
US7968010B2 (en) * 2006-07-29 2011-06-28 Shocking Technologies, Inc. Method for electroplating a substrate
US20080032049A1 (en) * 2006-07-29 2008-02-07 Lex Kosowsky Voltage switchable dielectric material having high aspect ratio particles
EP2084748A4 (de) * 2006-09-24 2011-09-28 Shocking Technologies Inc Formulierungen für ein spannungsumschaltbares dielektrisches material mit einem abgestuften spannungsansprechverhalten und herstellungsverfahren dafür
US20120119168A9 (en) * 2006-11-21 2012-05-17 Robert Fleming Voltage switchable dielectric materials with low band gap polymer binder or composite
DE102006057096B4 (de) 2006-12-04 2019-07-11 Continental Automotive Gmbh Verfahren zur Befestigung einer Leiterplatte auf einer Bodenplatte und kurzschlusssichere Anordnung einer Leiterplatte auf einer elektrisch leitenden Bodenplatte
US7793236B2 (en) * 2007-06-13 2010-09-07 Shocking Technologies, Inc. System and method for including protective voltage switchable dielectric material in the design or simulation of substrate devices
US8206614B2 (en) * 2008-01-18 2012-06-26 Shocking Technologies, Inc. Voltage switchable dielectric material having bonded particle constituents
US8203421B2 (en) * 2008-04-14 2012-06-19 Shocking Technologies, Inc. Substrate device or package using embedded layer of voltage switchable dielectric material in a vertical switching configuration
US20100047535A1 (en) * 2008-08-22 2010-02-25 Lex Kosowsky Core layer structure having voltage switchable dielectric material
WO2010033635A1 (en) * 2008-09-17 2010-03-25 Shocking Technologies, Inc. Voltage switchable dielectric material containing boron compound
JP2012504870A (ja) * 2008-09-30 2012-02-23 ショッキング テクノロジーズ インコーポレイテッド 導電コアシェル粒子を含有する電圧で切替可能な誘電体材料
US9208931B2 (en) * 2008-09-30 2015-12-08 Littelfuse, Inc. Voltage switchable dielectric material containing conductor-on-conductor core shelled particles
US8362871B2 (en) * 2008-11-05 2013-01-29 Shocking Technologies, Inc. Geometric and electric field considerations for including transient protective material in substrate devices
US9226391B2 (en) 2009-01-27 2015-12-29 Littelfuse, Inc. Substrates having voltage switchable dielectric materials
US8399773B2 (en) 2009-01-27 2013-03-19 Shocking Technologies, Inc. Substrates having voltage switchable dielectric materials
US8272123B2 (en) 2009-01-27 2012-09-25 Shocking Technologies, Inc. Substrates having voltage switchable dielectric materials
KR101679099B1 (ko) 2009-03-26 2016-11-23 쇼킹 테크놀로지스 인코포레이티드 전압 스위칭형 유전 물질을 갖는 소자
US9053844B2 (en) * 2009-09-09 2015-06-09 Littelfuse, Inc. Geometric configuration or alignment of protective material in a gap structure for electrical devices
US20110198544A1 (en) * 2010-02-18 2011-08-18 Lex Kosowsky EMI Voltage Switchable Dielectric Materials Having Nanophase Materials
US9224728B2 (en) * 2010-02-26 2015-12-29 Littelfuse, Inc. Embedded protection against spurious electrical events
US9320135B2 (en) * 2010-02-26 2016-04-19 Littelfuse, Inc. Electric discharge protection for surface mounted and embedded components
US9082622B2 (en) 2010-02-26 2015-07-14 Littelfuse, Inc. Circuit elements comprising ferroic materials
SE1751265A1 (en) * 2017-10-13 2019-03-12 Stora Enso Oyj Method and arrangement for producing a label with integrated electrically conductive pattern

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2958120A (en) * 1956-05-01 1960-11-01 Ibm Method of flush circuit manufacture
NL217955A (de) * 1957-06-07 Philips Nv
US3739469A (en) * 1971-12-27 1973-06-19 Ibm Multilayer printed circuit board and method of manufacture
GB1386344A (en) * 1972-02-21 1975-03-05 Hochvakuum Dresden Veb Manufacture of multiple laminated conductor boards
DE2716545A1 (de) * 1977-04-14 1978-10-19 Siemens Ag Gedruckte schaltungsplatte mit mindestens zwei verdrahtungslagen
DE3013667C2 (de) * 1980-04-09 1983-01-20 Wilhelm Ruf KG, 8000 München Leiterplatte und Verfahren zu deren Herstellung
JPS5797970U (de) * 1980-12-08 1982-06-16
US4533787A (en) * 1981-11-26 1985-08-06 Autophon Ag. Printed circuit assembly
JPS60137092A (ja) * 1983-12-19 1985-07-20 株式会社東芝 回路基板の製造方法
JPH02324A (ja) * 1987-12-18 1990-01-05 Mitsui Mining & Smelting Co Ltd 導電膜回路およびその製造方法
JPH02198198A (ja) * 1989-01-27 1990-08-06 Cmk Corp 電磁波シールド層を備えるプリント配線板
JPH0817109B2 (ja) * 1989-08-18 1996-02-21 株式会社半導体エネルギー研究所 電気配線およびその接続方法
JPH04113624A (ja) * 1990-09-03 1992-04-15 Seiko Epson Corp 半導体装置

Also Published As

Publication number Publication date
DE69203691D1 (de) 1995-08-31
DE69203691T2 (de) 1996-04-04
US5525181A (en) 1996-06-11
TW236070B (de) 1994-12-11
ES2076669T3 (es) 1995-11-01
DK0540104T3 (da) 1995-11-27
CN1073316A (zh) 1993-06-16
EP0540104B1 (de) 1995-07-26
KR930009484A (ko) 1993-05-22
EP0540104A1 (de) 1993-05-05
ATA217291A (de) 1994-06-15
MY109360A (en) 1997-01-31
AT398877B (de) 1995-02-27
US5378858A (en) 1995-01-03
JPH05304369A (ja) 1993-11-16

Similar Documents

Publication Publication Date Title
ATE125667T1 (de) Zwei- oder mehrlagige leiterplatte, verfahren zur herstellung von solchen leiterplatten und laminat für die herstellung von solchen leiterplatten durch ein solches verfahren.
DE69926939D1 (de) Verfahren zur Herstellung einer mehrschichtigen gedruckten Leiterplatte
DE3484570D1 (de) Zusammengesetzte leiterplatte mit metallmusterlagen und verfahren zur herstellung.
EP0175045A3 (en) Method for the production of flexible printed circuit boards for high bending strain with conductive through-holes
ATE155311T1 (de) Kupferkaschiertes laminat und leiterplatte
JPS647697A (en) Manufacture of hybrid multi-layer circuit board
GB2063571A (en) Circuit boards
DE68923904D1 (de) Verfahren zur Herstellung eines mit einer dünnen Kupferfolie kaschierten Substrats für Schaltungsplatten.
EP1893005A3 (de) Gedruckte Leiterplatte und Verfahren zu deren Herstellung
SG72743A1 (en) Process for producing multilayer printed circuit board for wire bonding
ATE117160T1 (de) Starr-flexible leiterplatte und verfahren zur bildung derselben.
ATE94327T1 (de) Verfahren zur herstellung einer starre und flexible bereiche aufweisenden leiterplatte.
EP1267596A3 (de) Gedruckte Leiterplatte und Verfahren zu deren Herstellung
DE69026341D1 (de) Verfahren zur Herstellung von Mehrschichtleiterplatten
DE3782732D1 (de) Verfahren zur herstellung mehrschichtiger halbleiterplatten.
DE3585729D1 (de) Verfahren zur herstellung einer keramischen mehrschichtleiterplatte mit kupfermetallisierung.
ATE117869T1 (de) Mischleiterplatten und verfahren zu ihrer herstellung.
ATE128598T1 (de) Verfahren zur herstellung einer vielschichtleiterplatte.
Hamilton Printed Hybrid Technology
JPS6489591A (en) Manufacture of wiring board and that of multilayer wiring board
JPS6459989A (en) Manufacture of printed wiring board
DE4131934A1 (de) Verfahren zur herstellung von starren, in teilbereichen biegbaren gedruckten schaltungen
JPH04312995A (ja) 銅張り積層板の製造方法
JPS6414994A (en) Manufacture of multilayered printed wiring board
JPH02206197A (ja) 多層プリント配線板の製造方法

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
REN Ceased due to non-payment of the annual fee