AT310253B - Verfahren zur Herstellung von Halbleitern, insbesondere Halbleiterdioden - Google Patents

Verfahren zur Herstellung von Halbleitern, insbesondere Halbleiterdioden

Info

Publication number
AT310253B
AT310253B AT993069A AT993069A AT310253B AT 310253 B AT310253 B AT 310253B AT 993069 A AT993069 A AT 993069A AT 993069 A AT993069 A AT 993069A AT 310253 B AT310253 B AT 310253B
Authority
AT
Austria
Prior art keywords
semiconductors
production
semiconductor diodes
particular semiconductor
diodes
Prior art date
Application number
AT993069A
Other languages
English (en)
Original Assignee
Lucas Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lucas Industries Ltd filed Critical Lucas Industries Ltd
Application granted granted Critical
Publication of AT310253B publication Critical patent/AT310253B/de

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02282Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02296Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/312Organic layers, e.g. photoresist
    • H01L21/3121Layers comprising organo-silicon compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836Wafer tapes, e.g. grinding or dicing support tapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/977Thinning or removal of substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Dicing (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Weting (AREA)
AT993069A 1968-10-28 1969-10-21 Verfahren zur Herstellung von Halbleitern, insbesondere Halbleiterdioden AT310253B (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB5103568 1968-10-28
GB24991/69A GB1285708A (en) 1968-10-28 1968-10-28 Semi-conductor devices

Publications (1)

Publication Number Publication Date
AT310253B true AT310253B (de) 1973-09-25

Family

ID=26257416

Family Applications (1)

Application Number Title Priority Date Filing Date
AT993069A AT310253B (de) 1968-10-28 1969-10-21 Verfahren zur Herstellung von Halbleitern, insbesondere Halbleiterdioden

Country Status (12)

Country Link
US (1) US3756872A (de)
AT (1) AT310253B (de)
BE (1) BE740836A (de)
CH (1) CH522955A (de)
CS (1) CS168552B2 (de)
DE (1) DE1954265A1 (de)
DK (1) DK135071B (de)
ES (2) ES373341A1 (de)
FR (1) FR2021690B1 (de)
GB (1) GB1285708A (de)
NL (1) NL154868B (de)
SE (2) SE376684B (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1335201A (en) * 1970-05-21 1973-10-24 Lucas Industries Ltd Method of manufacturing semi-conductor devices
FR2100997B1 (de) * 1970-08-04 1973-12-21 Silec Semi Conducteurs
JPS5527463B2 (de) * 1973-02-28 1980-07-21
IT1059086B (it) * 1976-04-14 1982-05-31 Ates Componenti Elettron Procedimento per la passivazione di dispositivi a semiconduttore di potenza ad alta tensione inversa
DE2929339A1 (de) * 1978-07-24 1980-02-14 Citizen Watch Co Ltd Halbleiteranordnung
US4624724A (en) * 1985-01-17 1986-11-25 General Electric Company Method of making integrated circuit silicon die composite having hot melt adhesive on its silicon base
DE3621796A1 (de) * 1986-06-30 1988-01-07 Siemens Ag Verfahren zur verbesserung der nebensprechdaempfung bei einer optisch-elektronischen sensoranordnung
US4904610A (en) * 1988-01-27 1990-02-27 General Instrument Corporation Wafer level process for fabricating passivated semiconductor devices
US5545291A (en) * 1993-12-17 1996-08-13 The Regents Of The University Of California Method for fabricating self-assembling microstructures
US6864570B2 (en) * 1993-12-17 2005-03-08 The Regents Of The University Of California Method and apparatus for fabricating self-assembling microstructures
US5904545A (en) * 1993-12-17 1999-05-18 The Regents Of The University Of California Apparatus for fabricating self-assembling microstructures
DE19604405C2 (de) * 1996-02-07 2002-10-10 Micronas Gmbh Verfahren zum Vereinzeln von in einem Körper enthaltenen elektronischen Elementen
FR2782843B1 (fr) * 1998-08-25 2000-09-29 Commissariat Energie Atomique Procede d'isolation physique de regions d'une plaque de substrat
DE10055763A1 (de) * 2000-11-10 2002-05-23 Infineon Technologies Ag Verfahren zur Herstellung einer hochtemperaturfesten Verbindung zwischen zwei Wafern
DE10158307A1 (de) * 2001-11-28 2003-02-20 Infineon Technologies Ag Verfahren zum Anschließen von Schaltungseinheiten auf Wafer-Skale-Ebene durch Dehnen einer Folie
TWI232560B (en) * 2002-04-23 2005-05-11 Sanyo Electric Co Semiconductor device and its manufacture
TWI229435B (en) * 2002-06-18 2005-03-11 Sanyo Electric Co Manufacture of semiconductor device
TWI227550B (en) * 2002-10-30 2005-02-01 Sanyo Electric Co Semiconductor device manufacturing method
JP4401181B2 (ja) * 2003-08-06 2010-01-20 三洋電機株式会社 半導体装置及びその製造方法
JP4018096B2 (ja) * 2004-10-05 2007-12-05 松下電器産業株式会社 半導体ウェハの分割方法、及び半導体素子の製造方法
TWI324800B (en) * 2005-12-28 2010-05-11 Sanyo Electric Co Method for manufacturing semiconductor device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3260634A (en) * 1961-02-17 1966-07-12 Motorola Inc Method of etching a semiconductor wafer to provide tapered dice
FR1486041A (fr) * 1965-07-07 1967-06-23 Westinghouse Electric Corp Dispositif de protection des jonctions d'un dispositif semi-conducteur
GB1118536A (en) * 1966-09-30 1968-07-03 Standard Telephones Cables Ltd Improvements in or relating to semiconductor devices

Also Published As

Publication number Publication date
SE363930B (de) 1974-02-04
DK135071B (da) 1977-02-28
DK135071C (de) 1977-08-01
NL154868B (nl) 1977-10-17
DE1954265A1 (de) 1970-05-27
FR2021690B1 (de) 1974-05-03
GB1285708A (en) 1972-08-16
ES399979A1 (es) 1975-06-16
ES373341A1 (es) 1972-05-16
NL6916239A (de) 1970-05-01
US3756872A (en) 1973-09-04
FR2021690A1 (de) 1970-07-24
CS168552B2 (de) 1976-06-29
SE376684B (de) 1975-06-02
BE740836A (de) 1970-04-01
CH522955A (de) 1972-05-15

Similar Documents

Publication Publication Date Title
AT310253B (de) Verfahren zur Herstellung von Halbleitern, insbesondere Halbleiterdioden
CH503376A (de) Verfahren zum Zusammenstellen von Maskensätzen, insbesondere für die Herstellung von Halbleitervorrichtungen
DE1918845B2 (de) Verfahren zur herstellung von halbleiteranordnungen
CH392699A (de) Verfahren zur Herstellung von Halbleiter-Gleichrichteranordnungen mit tablettenförmigen Gleichrichterelementen
AT269243B (de) Verfahren zur Herstellung von insbesondere als Thermogenerator verwendbaren homogenen Körpern aus Germanium-Silicium
CH389783A (de) Verfahren zur Herstellung von Halbleiteranordnungen mit pn-Übergang
AT266219B (de) Verfahren zur Herstellung von Halbleiteranordnungen
CH432662A (de) Verfahren zur Herstellung von Gallium-Arsenid-Transistoren
AT303563B (de) Verfahren zur Herstellung von Formkörpern, insbesondere von Schleifkörpern
CH549010A (de) Verfahren zur herstellung von novenamin.
CH431727A (de) Verfahren zur Herstellung von mit ohmschen Kontakten versehenen Halbleitervorrichtungen
CH512824A (de) Verfahren zur Herstellung von Halbleitervorrichtungen
CH557861A (de) Verfahren zur herstellung von perinonfarbstoffen.
CH531257A (de) Verfahren zur Herstellung von Halbleiter-Gleichrichter-Anordnungen
CH428675A (de) Verfahren zur Gewinnung von reinstem Halbleitermaterial, insbesondere Silizium
AT310954B (de) Verfahren zur Herstellung optisch aktiver Verbindungen, insbesondere Secosteroide
AT303686B (de) Verfahren zur Herstellung von Halbleiterverbindungen
CH404966A (de) Verfahren zur Herstellung von Einkristallen, insbesondere aus Halbleitermaterial
CH493939A (de) Verfahren zur Herstellung von pyramidenstumpfförmigen Halbleiterelementen
CH548345A (de) Verfahren zur herstellung von vanadinoxitrichlorid.
CH427041A (de) Verfahren zur Herstellung von Halbleitervorrichtungen, insbesondere von Tunneldioden
CH461639A (de) Verfahren zur Herstellung eines elektrolumineszierenden Halbleiterelementes
CH524039A (de) Verfahren zur Herstellung von Bauteilen, insbesondere von Mauerwerk, aus Bauelementen
AT251649B (de) Verfahren zur Herstellung von Halbleiteranordnungen, wie Transistoren und Dioden
AT270754B (de) Verfahren zur Herstellung von Kristallen, insbesondere für Halbleitervorrichtungen

Legal Events

Date Code Title Description
ELJ Ceased due to non-payment of the annual fee