JPS58108473U - Speed sense display device - Google Patents

Speed sense display device

Info

Publication number
JPS58108473U
JPS58108473U JP326282U JP326282U JPS58108473U JP S58108473 U JPS58108473 U JP S58108473U JP 326282 U JP326282 U JP 326282U JP 326282 U JP326282 U JP 326282U JP S58108473 U JPS58108473 U JP S58108473U
Authority
JP
Japan
Prior art keywords
circuit
display device
sleeper
speed
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP326282U
Other languages
Japanese (ja)
Other versions
JPS644123Y2 (en
Inventor
岩澤 良和
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP326282U priority Critical patent/JPS58108473U/en
Publication of JPS58108473U publication Critical patent/JPS58108473U/en
Application granted granted Critical
Publication of JPS644123Y2 publication Critical patent/JPS644123Y2/ja
Granted legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来の速度感覚表示装置を示すブロック図、第
2図aは三角図形、同図すは枕木模様の図、第3図は従
来の枕木模様発生回路を示すブロック図、第4図は本考
案に用いる枕木模様発生回路の一実施例を示すブロン°
り図、′第5図は本考案により表示した枕木模様の表示
図、第6図は枕木スタートパルス46の生成原理を示す
タイミング図、第7図は枕木信号23の生成原理を示す
タイミング図、第8図は本考案の一実施例を示す。−1
・・・・・・トリガ発生回路、2・・・・・・シフトレ
ジスタ回路、3・・・・・・図形発生回路、4・・・・
・・三角図形発生回路、5・・・・・・枕木模様発生回
路、6・・・・・・Y軸ノコギリ波回路、7・・・・・
・X軸ノコギリ波回路、8・・・・・・出力増幅器、9
・!・・・・モニタ部、10.11・・・・・・速度デ
ータ、12・・・・・・道路スタート信号、13・・・
・・・制御回路、14・・・・・・積分回路、1.5・
・・・・・比較回路、16〜21・・・・・・積分回路
、22・・・・・・基準電圧、     23・・・・
・・枕木信号、24・・・・・・枕木スタート信号、2
5・・・・・・遅延回路、26〜30・・・・・・カウ
ンタ、31.32・・・・・・比較回路、33・・・・
・・カウンタ、34〜36・・・・・・比較回路、37
・・・・・・レジスタ、38・・・・・・フリップフロ
ップ、39・・五・水平クロック信号、40・・・・・
・垂直クロック信号、46・・・・・・枕木スタートパ
ルス、54・・・・・・時間軸、55・・・・・・速度
信号、56・・・・・・入力変換回路、57・・・・・
・制御回路、58・・・・・・基本クロック発生回路、
59・・・・・・枕木模様発生回路、60・・・・・・
三角図形発生回路、61・・・・・・映像合成回路、6
5・・・・・・三角図形信号、66・・・・・・枕木模
様映像信号、67・・・・・・垂直同期信号、68・・
・・・・水平同期信号。
Fig. 1 is a block diagram showing a conventional speed sense display device, Fig. 2a is a triangular figure, this figure shows a sleeper pattern, Fig. 3 is a block diagram showing a conventional sleeper pattern generation circuit, and Fig. 4 is a block diagram showing one embodiment of the sleeper pattern generating circuit used in the present invention.
5 is a display diagram of a sleeper pattern displayed according to the present invention, FIG. 6 is a timing diagram showing the principle of generation of the sleeper start pulse 46, and FIG. 7 is a timing diagram showing the principle of generation of the sleeper signal 23. FIG. 8 shows an embodiment of the present invention. -1
...Trigger generation circuit, 2...Shift register circuit, 3...Graphic generation circuit, 4...
...Triangular figure generation circuit, 5...Sleeper pattern generation circuit, 6...Y-axis sawtooth wave circuit, 7...
・X-axis sawtooth wave circuit, 8... Output amplifier, 9
・! ... Monitor section, 10.11 ... Speed data, 12 ... Road start signal, 13 ...
...Control circuit, 14...Integrator circuit, 1.5.
... Comparison circuit, 16-21 ... Integrating circuit, 22 ... Reference voltage, 23 ...
... sleeper signal, 24... sleeper start signal, 2
5...Delay circuit, 26-30...Counter, 31.32...Comparison circuit, 33...
... Counter, 34-36 ... Comparison circuit, 37
...Register, 38...Flip-flop, 39...5.Horizontal clock signal, 40...
- Vertical clock signal, 46... sleeper start pulse, 54... time axis, 55... speed signal, 56... input conversion circuit, 57... ...
・Control circuit, 58...Basic clock generation circuit,
59...Sleeper pattern generation circuit, 60...
Triangular figure generation circuit, 61...Video synthesis circuit, 6
5...Triangular figure signal, 66...Sleeper pattern video signal, 67...Vertical synchronization signal, 68...
...Horizontal synchronization signal.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 速度信号を基準入力とし表示画面上に枕木模様を用いて
速度感覚を表示する速度感覚表示装置において、主にカ
ウンタとディジタル比較回路をもって構成した枕木模様
の発生回路を使用し、この枕木模様発生回路の部品点数
を少なくし、かつ調整箇所をなくしたことを特徴とする
速度感覚表示装置。
In a speed sensation display device that uses a speed signal as a reference input and displays a speed sensation using a sleeper pattern on a display screen, a sleeper pattern generation circuit mainly composed of a counter and a digital comparison circuit is used. A speed sensing display device characterized by a reduced number of parts and no adjustment parts.
JP326282U 1982-01-14 1982-01-14 Speed sense display device Granted JPS58108473U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP326282U JPS58108473U (en) 1982-01-14 1982-01-14 Speed sense display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP326282U JPS58108473U (en) 1982-01-14 1982-01-14 Speed sense display device

Publications (2)

Publication Number Publication Date
JPS58108473U true JPS58108473U (en) 1983-07-23
JPS644123Y2 JPS644123Y2 (en) 1989-02-02

Family

ID=30016203

Family Applications (1)

Application Number Title Priority Date Filing Date
JP326282U Granted JPS58108473U (en) 1982-01-14 1982-01-14 Speed sense display device

Country Status (1)

Country Link
JP (1) JPS58108473U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010195063A (en) * 2009-02-23 2010-09-09 Stanley Electric Co Ltd Speed sense control device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51141041A (en) * 1975-05-13 1976-12-04 Foerst Reiner Operation simulator

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51141041A (en) * 1975-05-13 1976-12-04 Foerst Reiner Operation simulator

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010195063A (en) * 2009-02-23 2010-09-09 Stanley Electric Co Ltd Speed sense control device

Also Published As

Publication number Publication date
JPS644123Y2 (en) 1989-02-02

Similar Documents

Publication Publication Date Title
JPS58108473U (en) Speed sense display device
JPH0229691A (en) Liquid crystal display device
JPS60149275U (en) Control device in television receiver
JPS6044147U (en) pattern recognition device
JPS63131280U (en)
JPS60104877U (en) image display device
JPS6124665U (en) digital storage oscilloscope
JPS59151290U (en) cursor display device
JPS60124170U (en) Video signal processing device
JPS6136887U (en) display device
JPS614991U (en) Synchronous signal generation circuit
JPS6134193U (en) display device
JPS63178896U (en)
JPS55135478A (en) Television signal filling device
JPS59149780U (en) test signal generator
JPS6021783U (en) CRT display device
JPS6263792U (en)
JPS619946U (en) Tone oscillation circuit
JPS60144364U (en) Video signal delay circuit
JPS63163067U (en)
JPS6093967U (en) display circuit
JPH01172094U (en)
JPS5956880U (en) Clock pulse generation circuit
JPS596337U (en) Integration counter circuit
JPH0390283U (en)