JPS6021783U - CRT display device - Google Patents

CRT display device

Info

Publication number
JPS6021783U
JPS6021783U JP1983113027U JP11302783U JPS6021783U JP S6021783 U JPS6021783 U JP S6021783U JP 1983113027 U JP1983113027 U JP 1983113027U JP 11302783 U JP11302783 U JP 11302783U JP S6021783 U JPS6021783 U JP S6021783U
Authority
JP
Japan
Prior art keywords
crt display
display device
circuit
pulse
crt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1983113027U
Other languages
Japanese (ja)
Other versions
JPH0334792Y2 (en
Inventor
五十嵐 豊明
坂口 正三郎
Original Assignee
パイオニア株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by パイオニア株式会社 filed Critical パイオニア株式会社
Priority to JP1983113027U priority Critical patent/JPS6021783U/en
Publication of JPS6021783U publication Critical patent/JPS6021783U/en
Application granted granted Critical
Publication of JPH0334792Y2 publication Critical patent/JPH0334792Y2/ja
Granted legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はパターンディスプレイ回路の概略ブロック図、
第2図は従来のタイミング発生回路を示す回路図、第3
図は映像信号入力時と映像信号非入力時とでパターンの
表示位置が変わる説明図、第4図は、本考案の一実施例
によるタイミング発生回路を示す回路図、第5図はこの
考案による効果の説明図、及び第6図は本考案の他の実
施例によるタイミング発生回路を示す回路図である。 3・・・水平偏向回路、4・・・垂直偏向回路、10゜
18・・・波形整形回路、11. 17. 19. 2
0・・・パルス発生回路、12・・・モード切換回路。
Figure 1 is a schematic block diagram of the pattern display circuit.
Figure 2 is a circuit diagram showing a conventional timing generation circuit, Figure 3 is a circuit diagram showing a conventional timing generation circuit.
The figure is an explanatory diagram in which the display position of the pattern changes depending on when a video signal is input and when no video signal is input. Figure 4 is a circuit diagram showing a timing generation circuit according to an embodiment of the present invention. Figure 5 is a circuit diagram according to this invention. An explanatory diagram of the effect and FIG. 6 are circuit diagrams showing a timing generation circuit according to another embodiment of the present invention. 3...Horizontal deflection circuit, 4...Vertical deflection circuit, 10°18...Waveform shaping circuit, 11. 17. 19. 2
0...Pulse generation circuit, 12...Mode switching circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 水平・垂直発振回路から波形整形回路を経て得たパルス
を利用してCRT上にパターンを表示させるCRTディ
スプレイ装置において、前記パルスをトリガとして、所
定時間の長さのパルスを発生するパルス発生回路を水平
用と垂直用の各々に2系統づつ備え、第1の系統は映像
信号入力時に、第2の系統は映像信号非入力時にそれぞ
れ対応させ、映像信号非入力時と映像信号非入力時とで
、それぞれ第1の系統あるいは第2の系統の一方を選択
することにより、映像信号入力の有無に拘わらず、CR
T上のパターン表示開始位置が同一となるように、前記
各系統のパルス発生回路の発生するパルスの前記所定時
間を定めたことを特徴とするCRTディスプレイ装置。
In a CRT display device that displays a pattern on a CRT using pulses obtained from a horizontal/vertical oscillation circuit through a waveform shaping circuit, a pulse generation circuit is provided that uses the pulse as a trigger to generate a pulse of a predetermined length. There are two systems each for horizontal and vertical use, the first system corresponds to when a video signal is input, and the second system corresponds to when a video signal is not input. , by selecting either the first system or the second system, CR
A CRT display device characterized in that the predetermined time period of the pulses generated by the pulse generation circuits of each system is determined so that pattern display start positions on the CRT display are the same.
JP1983113027U 1983-07-22 1983-07-22 CRT display device Granted JPS6021783U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1983113027U JPS6021783U (en) 1983-07-22 1983-07-22 CRT display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1983113027U JPS6021783U (en) 1983-07-22 1983-07-22 CRT display device

Publications (2)

Publication Number Publication Date
JPS6021783U true JPS6021783U (en) 1985-02-14
JPH0334792Y2 JPH0334792Y2 (en) 1991-07-23

Family

ID=30261795

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1983113027U Granted JPS6021783U (en) 1983-07-22 1983-07-22 CRT display device

Country Status (1)

Country Link
JP (1) JPS6021783U (en)

Also Published As

Publication number Publication date
JPH0334792Y2 (en) 1991-07-23

Similar Documents

Publication Publication Date Title
JPS6021783U (en) CRT display device
JPS5877490U (en) Clock electronic alarm sound generation circuit
JPS59151290U (en) cursor display device
JPS60149275U (en) Control device in television receiver
JPS58129156U (en) Oscilloscope sweep trigger pulse generation circuit
JPS603479U (en) Transmission line fault detection device
JPS5914454U (en) Video signal processing device
JPS58108473U (en) Speed sense display device
JPH0365359U (en)
JPS6045576U (en) Line-sequential color difference signal processing circuit
SU1277177A1 (en) Device for displaying information on screen of televison receiver
JPS60189790A (en) High resolution display system
JPS58152059U (en) Switching signal generation circuit
JPS615084U (en) Interlace confirmation device
JPS5930187U (en) Cursor position adjustment circuit
JPS61163479U (en)
JPS63117175U (en)
JPS6070885U (en) CRT display device
JPS5821883U (en) signal generator
JPS5814172U (en) oscilloscope
JPS6070077U (en) signal discrimination device
JPS63150994U (en)
JPS6037870U (en) CRT oscilloscope
JPS58147360U (en) pedestal clamp circuit
JPS59180568U (en) screen display circuit