JPS614991U - Synchronous signal generation circuit - Google Patents
Synchronous signal generation circuitInfo
- Publication number
- JPS614991U JPS614991U JP8811184U JP8811184U JPS614991U JP S614991 U JPS614991 U JP S614991U JP 8811184 U JP8811184 U JP 8811184U JP 8811184 U JP8811184 U JP 8811184U JP S614991 U JPS614991 U JP S614991U
- Authority
- JP
- Japan
- Prior art keywords
- generation circuit
- signal generation
- synchronous signal
- synchronization signal
- control data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案の一実施例による水平同期信号作成回路
を示子回路図、第２図はモニタの水平同期タイミングチ
ャート図、第３図はＲＯＭ５に書込まれた水平同期用デ
ータの配置図。
５・・・８ビットカウンタ、６・・−ＲＯＭ，７・・・
フリツプフロツプ、８・・・水平同期終了判定信号、９
・・・基本クロツク、１０・・・パワーオンリセット信
号、，１１・・・モニタ用水平同期信号、１２、・・・
ビデオ信号出力制御信号。Fig. 1 is a circuit diagram showing a horizontal synchronization signal generation circuit according to an embodiment of the present invention, Fig. 2 is a horizontal synchronization timing chart of a monitor, and Fig. 3 is an arrangement of horizontal synchronization data written in ROM 5. figure. 5...8-bit counter, 6...-ROM, 7...
Flip-flop, 8...Horizontal synchronization end determination signal, 9
...Basic clock, 10...Power-on reset signal, 11...Horizontal synchronization signal for monitor, 12,...
Video signal output control signal.
Claims (1)
な同期信号制御データを読出し可能な不揮発生メモリに
格納し、カウンタによってアドレス指定されたある制御
データが出力される様にした同期信号作成回路。In a display device, a synchronization signal generation circuit stores synchronization signal control data necessary for displaying data on a monitor in a readable non-volatile memory, and outputs certain control data addressed by a counter.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8811184U JPS614991U (en) | 1984-06-15 | 1984-06-15 | Synchronous signal generation circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8811184U JPS614991U (en) | 1984-06-15 | 1984-06-15 | Synchronous signal generation circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS614991U true JPS614991U (en) | 1986-01-13 |
Family
ID=30640943
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8811184U Pending JPS614991U (en) | 1984-06-15 | 1984-06-15 | Synchronous signal generation circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS614991U (en) |
-
1984
- 1984-06-15 JP JP8811184U patent/JPS614991U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6257835U (en) | ||
| JPS614991U (en) | Synchronous signal generation circuit | |
| JPS6044147U (en) | pattern recognition device | |
| JPS58108493U (en) | image control device | |
| JPS615066U (en) | Video display device | |
| JPS6246945U (en) | ||
| JPS60161393U (en) | display device | |
| JPS6088385U (en) | display device | |
| JPS58165674U (en) | CRT display device | |
| JPS6040164U (en) | Display clock generation circuit | |
| JPS60176481U (en) | display control device | |
| JPS61137993U (en) | ||
| JPS60107988U (en) | personal computer | |
| JPS62176894U (en) | ||
| JPS60174947U (en) | input/output control device | |
| JPH02118341U (en) | ||
| JPH0382434U (en) | ||
| JPH0238645U (en) | ||
| JPS6043081U (en) | Synchronous signal compensation circuit | |
| JPS62162762U (en) | ||
| JPS5992954U (en) | hard copy device | |
| JPS5997492U (en) | time display device | |
| JPS58108473U (en) | Speed sense display device | |
| JPS63178896U (en) | ||
| JPS6082343U (en) | Memory address generation circuit |