ZA894069B - Method of and circuit arrangement for recovering a bit clock from a received digital communication signal - Google Patents

Method of and circuit arrangement for recovering a bit clock from a received digital communication signal

Info

Publication number
ZA894069B
ZA894069B ZA894069A ZA894069A ZA894069B ZA 894069 B ZA894069 B ZA 894069B ZA 894069 A ZA894069 A ZA 894069A ZA 894069 A ZA894069 A ZA 894069A ZA 894069 B ZA894069 B ZA 894069B
Authority
ZA
South Africa
Prior art keywords
pulse
edge
bit clock
received
time
Prior art date
Application number
ZA894069A
Other languages
English (en)
Inventor
Dieter Pauer
Pauer Dieter
Original Assignee
Alcatel Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Nv filed Critical Alcatel Nv
Publication of ZA894069B publication Critical patent/ZA894069B/xx

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
    • H03L7/0993—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider and a circuit for adding and deleting pulses

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Communication Control (AREA)
  • Separation Of Suspended Particles By Flocculating Agents (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Luminescent Compositions (AREA)
  • Dc Digital Transmission (AREA)
  • Manipulation Of Pulses (AREA)
  • Television Systems (AREA)
  • Mobile Radio Communication Systems (AREA)
ZA894069A 1988-06-03 1989-05-29 Method of and circuit arrangement for recovering a bit clock from a received digital communication signal ZA894069B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3818843A DE3818843A1 (de) 1988-06-03 1988-06-03 Verfahren und schaltungsanordnung zur rueckgewinnung eines bittaktes aus einem empfangenen digitalen nachrichtensignal

Publications (1)

Publication Number Publication Date
ZA894069B true ZA894069B (en) 1990-09-26

Family

ID=6355738

Family Applications (1)

Application Number Title Priority Date Filing Date
ZA894069A ZA894069B (en) 1988-06-03 1989-05-29 Method of and circuit arrangement for recovering a bit clock from a received digital communication signal

Country Status (14)

Country Link
US (1) US5025461A (sv)
EP (1) EP0345564B1 (sv)
JP (1) JPH0761067B2 (sv)
CN (1) CN1011460B (sv)
AT (1) ATE117482T1 (sv)
AU (1) AU614138B2 (sv)
CA (1) CA1308448C (sv)
DE (2) DE3818843A1 (sv)
ES (1) ES2070143T3 (sv)
FI (1) FI97584C (sv)
MX (1) MX170655B (sv)
NO (1) NO180138C (sv)
PT (1) PT90723A (sv)
ZA (1) ZA894069B (sv)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW255079B (en) * 1994-09-30 1995-08-21 At & T Corp Communications unit with data and clock recovery circuit
JPH0923220A (ja) * 1995-05-05 1997-01-21 Philips Electron Nv クロック信号回復用の回路、制御ループ及びそれらからなる送信システム
US6522188B1 (en) 1998-04-10 2003-02-18 Top Layer Networks, Inc. High-speed data bus for network switching
US6792500B1 (en) * 1998-07-08 2004-09-14 Broadcom Corporation Apparatus and method for managing memory defects
FR2781943B1 (fr) * 1998-07-30 2000-09-15 Thomson Multimedia Sa Procede de recuperation d'horloge lors de l'echantillonnage de signaux de type numerique
US6343364B1 (en) * 2000-07-13 2002-01-29 Schlumberger Malco Inc. Method and device for local clock generation using universal serial bus downstream received signals DP and DM
JP3725869B2 (ja) * 2001-02-27 2005-12-14 ティーオーエー株式会社 クロック再生回路
US6888905B1 (en) 2001-12-20 2005-05-03 Microtune (San Diego), Inc. Low deviation index demodulation scheme
JP3949081B2 (ja) * 2003-06-09 2007-07-25 株式会社東芝 サンプリング周波数変換装置
US7135905B2 (en) * 2004-10-12 2006-11-14 Broadcom Corporation High speed clock and data recovery system
ATE429736T1 (de) * 2004-11-12 2009-05-15 Analog Devices Inc Zeitsystem und verfahren für ein drahtloses sendeempfangssystem
CN100397356C (zh) * 2004-12-17 2008-06-25 上海环达计算机科技有限公司 Pci测试卡及其测试方法
US8705680B2 (en) * 2006-06-29 2014-04-22 Nippon Telegraph And Telephone Corporation CDR circuit
KR101381359B1 (ko) * 2006-08-31 2014-04-04 가부시키가이샤 한도오따이 에네루기 켄큐쇼 클록 생성 회로 및 이 클록 생성 회로를 구비한 반도체장치
DE102007002302A1 (de) * 2007-01-16 2008-07-24 Austriamicrosystems Ag Anordnung und Verfahren zur Rückgewinnung eines Trägersignals und Demodulationseinrichtung
US7719256B1 (en) * 2008-03-20 2010-05-18 The United States Of America As Represented By The Secretary Of The Navy Method for determining a separation time
DE112014002351T5 (de) * 2013-05-10 2016-01-21 Mitsubishi Electric Corporation Signalverarbeitungsgerät

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3668315A (en) * 1970-05-15 1972-06-06 Hughes Aircraft Co Receiver timing and synchronization system
US3697689A (en) * 1970-12-23 1972-10-10 North American Rockwell Fine timing recovery system
DE2354103A1 (de) * 1973-10-29 1975-05-07 Siemens Ag Schaltungsanordnung zur regelung der phasenlage eines taktsignals
DE2435687C3 (de) * 1974-07-24 1979-06-07 Siemens Ag, 1000 Berlin Und 8000 Muenchen Schaltungsanordnung zum Empfangen von isochron binär modulierten Signalen in Fernmeldeanlagen
JPS5541074A (en) * 1978-09-19 1980-03-22 Fujitsu Ltd Timing pick up system
DE2935353A1 (de) * 1979-09-01 1981-03-19 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Einrichtung zum synchronisieren des empfangsbittaktes eines datenempfaengers entsprechend den bituebergaengen des datensignals
US4546394A (en) * 1982-01-29 1985-10-08 Sansui Electric Co., Ltd. Signal reconstruction circuit for digital signals
JPS59143444A (ja) * 1983-02-04 1984-08-17 Hitachi Ltd デイジタルフエ−ズロツクドル−プ回路
US4535461A (en) * 1983-06-01 1985-08-13 Cincinnati Electronics Corporation Digital clock bit synchronizer
JPS60251741A (ja) * 1984-05-28 1985-12-12 Fujitsu Ltd 識別回路
ATE63793T1 (de) * 1985-05-15 1991-06-15 Siemens Ag Schaltungsanordnung zur rueckgewinnung des taktes eines isochronen binaersignales.
IT1222405B (it) * 1987-07-30 1990-09-05 Gte Telecom Spa Estrattore digitale di segnale orologio con aggancio e correzione di fase per segnali bipolari
US4789996A (en) * 1988-01-28 1988-12-06 Siemens Transmission Systems, Inc. Center frequency high resolution digital phase-lock loop circuit
US4896337A (en) * 1988-04-08 1990-01-23 Ampex Corporation Adjustable frequency signal generator system with incremental control

Also Published As

Publication number Publication date
NO180138C (no) 1997-02-19
FI892643A (sv) 1989-12-04
EP0345564A3 (de) 1991-04-10
CA1308448C (en) 1992-10-06
MX170655B (es) 1993-09-03
JPH0761067B2 (ja) 1995-06-28
FI892643A0 (sv) 1989-05-31
ATE117482T1 (de) 1995-02-15
AU3502489A (en) 1989-12-07
FI97584B (sv) 1996-09-30
JPH0250643A (ja) 1990-02-20
FI97584C (sv) 1997-01-10
DE3818843A1 (de) 1989-12-07
NO180138B (no) 1996-11-11
EP0345564B1 (de) 1995-01-18
DE58908897D1 (de) 1995-03-02
EP0345564A2 (de) 1989-12-13
ES2070143T3 (es) 1995-06-01
AU614138B2 (en) 1991-08-22
CN1011460B (zh) 1991-01-30
NO892151D0 (no) 1989-05-29
PT90723A (pt) 1989-12-29
NO892151L (no) 1989-12-04
CN1038736A (zh) 1990-01-10
US5025461A (en) 1991-06-18

Similar Documents

Publication Publication Date Title
ZA894069B (en) Method of and circuit arrangement for recovering a bit clock from a received digital communication signal
US4185273A (en) Data rate adaptive control device for Manchester code decoders
US4464771A (en) Phase-locked loop circuit arrangement
CA2109877A1 (en) Clock Recovery Circuit
KR940006346A (ko) 위상 동기 루프회로
JPS56126378A (en) Synchronous circuit of optical scanner
KR100212152B1 (ko) 공중파 방송의 데이터 검출회로
US5235596A (en) Circuit arrangement for generating synchronization signals in a transmission of data
GB1247717A (en) Electronic phasing system
SU1306450A1 (ru) Устройство фазовой синхронизации
SU560349A1 (ru) Устройство синхронизации
GB1521029A (en) Synchronous digital systems
SU1730732A1 (ru) Устройство дл приема рекуррентного сигнала фазового пуска
SU1555892A1 (ru) Устройство тактовой синхронизации
SU1661744A1 (ru) Генератор сигналов специальной формы
SU1107314A1 (ru) Устройство синхронизации
SU1538262A1 (ru) Устройство определени перерывов цифрового сигнала в радиоканале
JPH0223058B2 (sv)
SU1596476A1 (ru) Устройство синхронизации псевдослучайных сигналов
SU1241148A1 (ru) Цифровое фазосдвигающее устройство
SU1117841A1 (ru) Устройство защиты от импульсных помех при синхронном приеме импульсных сигналов
SU1187259A1 (ru) Устройство дл преобразовани серии импульсов в пр моугольный импульс
JPS5854694B2 (ja) クロック位相選択回路
JPS57143993A (en) Data transfer system
EP0408969A3 (en) Arrangement for propagation time compensation and for jitter cleaning of a received data signal