WO2020177597A1 - 阵列基板及其制备方法、显示面板和显示装置 - Google Patents
阵列基板及其制备方法、显示面板和显示装置 Download PDFInfo
- Publication number
- WO2020177597A1 WO2020177597A1 PCT/CN2020/076814 CN2020076814W WO2020177597A1 WO 2020177597 A1 WO2020177597 A1 WO 2020177597A1 CN 2020076814 W CN2020076814 W CN 2020076814W WO 2020177597 A1 WO2020177597 A1 WO 2020177597A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- light
- shielding pattern
- substrate
- pattern
- barrier layer
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 165
- 238000004519 manufacturing process Methods 0.000 title claims description 14
- 230000004888 barrier function Effects 0.000 claims abstract description 74
- 229920002120 photoresistant polymer Polymers 0.000 claims description 94
- 239000000463 material Substances 0.000 claims description 27
- 238000000034 method Methods 0.000 claims description 26
- 229910052782 aluminium Inorganic materials 0.000 claims description 12
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 12
- 238000005530 etching Methods 0.000 claims description 11
- 239000010409 thin film Substances 0.000 claims description 10
- 229910052750 molybdenum Inorganic materials 0.000 claims description 9
- 238000010438 heat treatment Methods 0.000 claims description 8
- 238000000059 patterning Methods 0.000 claims description 8
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 7
- 239000011733 molybdenum Substances 0.000 claims description 7
- 229910000583 Nd alloy Inorganic materials 0.000 claims description 6
- UBSJOWMHLJZVDJ-UHFFFAOYSA-N aluminum neodymium Chemical compound [Al].[Nd] UBSJOWMHLJZVDJ-UHFFFAOYSA-N 0.000 claims description 6
- 238000004380 ashing Methods 0.000 claims description 5
- 229910001257 Nb alloy Inorganic materials 0.000 claims description 4
- 229910001080 W alloy Inorganic materials 0.000 claims description 4
- DTSBBUTWIOVIBV-UHFFFAOYSA-N molybdenum niobium Chemical compound [Nb].[Mo] DTSBBUTWIOVIBV-UHFFFAOYSA-N 0.000 claims description 4
- MGRWKWACZDFZJT-UHFFFAOYSA-N molybdenum tungsten Chemical compound [Mo].[W] MGRWKWACZDFZJT-UHFFFAOYSA-N 0.000 claims description 4
- 239000011248 coating agent Substances 0.000 claims description 2
- 238000000576 coating method Methods 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 159
- 238000010586 diagram Methods 0.000 description 14
- 238000002360 preparation method Methods 0.000 description 10
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 230000000903 blocking effect Effects 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000002159 abnormal effect Effects 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 3
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 3
- 239000001257 hydrogen Substances 0.000 description 3
- 229910052739 hydrogen Inorganic materials 0.000 description 3
- 239000011229 interlayer Substances 0.000 description 3
- 238000002161 passivation Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- UORVGPXVDQYIDP-UHFFFAOYSA-N borane Chemical compound B UORVGPXVDQYIDP-UHFFFAOYSA-N 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000002904 solvent Substances 0.000 description 2
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 1
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 1
- 101100214497 Solanum lycopersicum TFT5 gene Proteins 0.000 description 1
- 230000005856 abnormality Effects 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910001423 beryllium ion Inorganic materials 0.000 description 1
- 229910000085 borane Inorganic materials 0.000 description 1
- 238000010000 carbonizing Methods 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 238000004020 luminiscence type Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000005019 vapor deposition process Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/126—Shielding, e.g. light-blocking means over the TFTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
Definitions
- the present disclosure relates to an array substrate and a preparation method thereof, a display panel and a display device.
- OLED Organic Light Emitting Diode
- Organic Light Emitting Diode Organic Light Emitting Diode
- an array substrate includes a substrate; a first light-shielding pattern provided on one side of the substrate; and a barrier layer provided on a side of the first light-shielding pattern away from the substrate, the barrier layer covering at least a part of the first light-shielding pattern.
- the array substrate further includes: a second light-shielding pattern disposed on a side of the first light-shielding pattern away from the substrate, the second light-shielding pattern covers a part of the first light-shielding pattern; the barrier layer at least covers the first light-shielding pattern The part of the pattern that is not covered by the second shading pattern.
- the distance of at least part of the edge of the orthographic projection of the barrier layer on the substrate beyond the edge of the orthographic projection of the portion of the first shading pattern not covered by the second shading pattern on the substrate is less than or equal to 2 ⁇ m.
- the material of the barrier layer includes hardened photoresist.
- the size of the barrier layer in a direction perpendicular to the substrate is greater than or equal to 0.1 ⁇ m.
- the material of the first light shielding pattern includes at least one of aluminum or aluminum neodymium alloy; the material of the second light shielding pattern includes at least one of molybdenum, molybdenum tungsten alloy, or molybdenum-niobium alloy.
- the thickness of the first light-shielding pattern ranges from 0.1 ⁇ m to 0.15 ⁇ m, and the thickness of the second light-shielding pattern ranges from 0.05 ⁇ m to 0.08 ⁇ m.
- the array substrate further includes: a thin film transistor disposed on the side of the barrier layer and the second light-shielding pattern away from the substrate.
- the thin film transistor includes a gate and an active layer, and the gate is located far from the active layer.
- the orthographic projection of the active layer on the substrate is within a range of the orthographic projection of the first light shielding pattern on the substrate.
- the orthographic projection of the barrier layer on the substrate and the orthographic projection of the active layer on the substrate at least partially overlap.
- the array substrate further includes: a buffer layer disposed between the barrier layer, the second light-shielding pattern, and the active layer.
- the display panel includes: the array substrate as described in any of the above embodiments.
- a display device in another aspect, includes: the display panel as described in any of the above embodiments.
- a method for manufacturing an array substrate includes: providing a substrate; forming a first light-shielding pattern on one side of the substrate; and forming a barrier layer on a side of the first light-shielding pattern away from the substrate, and the barrier layer covers at least a part of the first light-shielding pattern.
- the preparation method further includes: forming a second light-shielding pattern on a side of the first light-shielding pattern away from the substrate, the second light-shielding pattern covers a portion of the first light-shielding pattern; the barrier layer at least covers the first light-shielding pattern The part not covered by the second shading pattern.
- forming the first shading pattern on one side of the substrate and forming the second shading pattern on the side of the first shading pattern away from the substrate includes: sequentially forming the first shading pattern on one side of the substrate Layer and the second light-shielding layer, the etching selection ratio of the second light-shielding layer is greater than the etching selection ratio of the first light-shielding layer; the second light-shielding layer is coated with photoresist on the side away from the substrate; the second light-shielding layer is formed by one patterning process A shading pattern, a second shading pattern, and a photoresist pattern covering the first shading pattern and the second shading pattern, the edge of the orthographic projection of the photoresist pattern on the substrate exceeds the orthographic projection of the first shading pattern on the substrate the edge of.
- the photoresist pattern includes a first part and a second part that are connected to each other, the orthographic projection of the first part on the substrate is within the range of the orthographic projection of the second shading pattern on the substrate, and the second part At least a part of the edge of the orthographic projection on the substrate exceeds the edge of the orthographic projection of the portion of the first light shielding pattern that is not covered by the second light shielding pattern on the substrate.
- the thickness of the first part is less than or equal to the thickness of the second part.
- forming the barrier layer on the side of the first light-shielding pattern away from the substrate includes: heating the photoresist pattern so that the portion of the photoresist pattern beyond the edge of the second light-shielding pattern collapses to cover the second light-shielding pattern. A part of the light shielding pattern not covered by the second light shielding pattern; the first part of the photoresist pattern is ashed and removed.
- the preparation method further includes: hardening the remaining photoresist to form a barrier layer.
- FIG. 1 is a structural diagram of an array substrate according to the related art
- Fig. 2 is a structural diagram of an array substrate according to some embodiments of the present disclosure.
- FIG. 3 is a structural diagram of another array substrate according to some embodiments of the present disclosure.
- FIG. 4 is a flowchart of a method for manufacturing an array substrate according to some embodiments of the present disclosure
- FIG. 5 is a flowchart of another method for manufacturing an array substrate according to some embodiments of the present disclosure.
- FIG. 6 is a structural diagram of forming a first light-shielding layer, a second light-shielding layer, and photoresist on a substrate according to some embodiments of the present disclosure
- FIG. 7 is a structural diagram of forming a photoresist pattern through a halftone mask on the basis of FIG. 6 according to some embodiments of the present disclosure
- FIG. 8 is a diagram of etching the first light-shielding layer and the second light-shielding layer under the mask of the photoresist pattern on the basis of some embodiments of the present disclosure to form the first light-shielding pattern and the second light-shielding pattern. Structure diagram
- FIG. 9 shows heating of the photoresist pattern on the basis of FIG. 8 according to some embodiments of the present disclosure so that the portion of the photoresist pattern that extends beyond the edge of the second light shielding pattern collapses, covering the first light shielding pattern but not the second light shielding pattern Structure diagram of the covered part;
- FIG. 10 is a structural diagram of performing ashing treatment on the semi-retained portion of the photoresist on the basis of FIG. 9 and hardening the remaining photoresist to form a barrier layer according to some embodiments of the present disclosure
- FIG. 11 is a structural diagram of forming a buffer layer and an active layer on the basis of FIG. 10 according to some embodiments of the present disclosure
- FIG. 12 is a structural diagram of forming a gate insulating layer, a gate electrode, and an interlayer insulating layer on the basis of FIG. 11 according to some embodiments of the present disclosure
- FIG. 13 is a structural diagram of forming a source and drain pattern and a passivation layer on the basis of FIG. 12 according to some embodiments of the present disclosure
- FIG. 14 is a structural diagram of a display device according to some embodiments of the present disclosure.
- first and second are only used for descriptive purposes, and cannot be understood as indicating or implying relative importance or implicitly indicating the number of indicated technical features. Thus, the features defined with “first” and “second” may explicitly or implicitly include one or more of these features. In the description of the embodiments of the present disclosure, unless otherwise specified, “plurality” means two or more.
- the expressions “coupled” and “connected” and their extensions may be used.
- the term “connected” may be used when describing some embodiments to indicate that two or more components are in direct physical or electrical contact with each other.
- the term “coupled” may be used when describing some embodiments to indicate that two or more components have direct physical or electrical contact.
- the term “coupled” or “communicatively coupled” may also mean that two or more components are not in direct contact with each other, but still cooperate or interact with each other.
- the embodiments disclosed herein are not necessarily limited to the content herein.
- At least one of A, B, and C has the same meaning as “at least one of A, B, or C", and both include the following combinations of A, B, and C: only A, only B, only C, A and B The combination of A and C, the combination of B and C, and the combination of A, B and C.
- a and/or B includes the following three combinations: A only, B only, and the combination of A and B.
- top-gate TFT Thin Film Transistor
- OLED panels such as large-size OLED panels such as TVs and advertising screens
- top-gate TFT Thin Film Transistor
- the OLED panel 00 includes a substrate 01 and a top-gate TFT 03 provided on the substrate 01.
- a top-gate TFT refers to a TFT whose gate, source and drain are located on the same side of its active layer, such as the gate 031 and source 032 of the top gate TFT 03 in Figure 1 and the drain 033 They are all located on the side of the active layer 034 away from the substrate 01.
- the OLED panel 00 in the related art further includes a light-shielding layer 02 disposed between the substrate 01 and the active layer 034.
- the light-shielding layer 02 can shield the active layer 034 from light to prevent active Layer 034 is illuminated by light.
- the light-shielding layer 02 is made of metal aluminum material, which will cause abnormalities and form bumps under heating and other conditions (for example, in subsequent film etching and annealing processes, metal aluminum will occur due to heating in these processes. Electromigration to form bumps), it is easy to pierce the active layer 034 in the top-gate TFT 03, and a short-circuit phenomenon may occur, which is not conducive to improving the yield.
- the array substrate 10 includes a substrate 1, a first light-shielding pattern 21 provided on the side of the substrate 1, and a barrier layer 3 provided on the side of the first light-shielding pattern 21 away from the substrate 1.
- the barrier layer 3 covers at least a part of the first light shielding pattern 21.
- the barrier layer 3 can be used to A part of the light shielding pattern 21 that may produce protrusions is blocked, so that when the array substrate 10 also includes a top-gate TFT, the active layer of the top-gate TFT is prevented from being pierced by the protrusions, so that the array substrate 10 Short circuit is unlikely to occur in the medium, and the yield of the array substrate 10 is improved.
- the material of the first light shielding pattern 21 includes at least one of aluminum or aluminum neodymium alloy.
- the material of the first light shielding pattern 21 may be aluminum, or aluminum neodymium alloy, etc., or the first The material of the light shielding pattern 21 may also include aluminum and aluminum neodymium alloys and the like.
- the first light-shielding pattern 21 can block light from reaching the active layer of the TFT in the array substrate (the active layer 51 of the top-gate TFT 5 in FIG. 2), thereby preventing the threshold voltage of the TFT from drifting. Improve the working stability of TFT.
- selecting at least one material of aluminum or aluminum neodymium alloy to make the first light-shielding pattern 21 is also conducive to reducing the manufacturing cost of the array substrate 10, and the economy is high.
- the planar shape of the first shading pattern 21 (that is, the shape of the orthographic projection of the first shading pattern 21 on the substrate 1) is not limited in the embodiments of the present disclosure, as long as it satisfies the first shading pattern 21 It suffices that light is blocked from being directed to the active layer 51.
- the planar shape of the first light shielding pattern 21 may be a strip shape or other irregular shapes.
- the first light shielding pattern 21 is configured such that the orthographic projection of the active layer 51 on the substrate 1 falls within the range of the orthographic projection of the first light shielding pattern 21 on the substrate 1.
- the barrier layer 3 there are many ways to arrange the barrier layer 3, in some examples, as shown in FIG. 2, the barrier layer 3 completely covers the first light shielding pattern 21, and the barrier layer 3 can block any of the first light shielding patterns 21.
- the protrusions generated at the positions can prevent the protrusions generated at any position of the first light shielding pattern 21 from piercing the active layer 51.
- the barrier layer 3 only covers a part of the first light shielding pattern 21.
- the barrier layer 3 may only cover the edge portion of the first light shielding pattern 21.
- the array substrate 10 further includes a second light-shielding pattern 22 disposed on a side of the first light-shielding pattern 21 away from the substrate 1, and the second light-shielding pattern 21
- the pattern 22 covers a portion of the first light shielding pattern 21, and the barrier layer 3 covers at least a portion of the first light shielding pattern 21 that is not covered by the second light shielding pattern 22.
- the second light shielding pattern 22 covers the middle part of the first light shielding pattern 21, and the barrier layer 3 covers at least the edge part of the first light shielding pattern 21 except the middle part.
- the second light-shielding pattern 22 and the blocking layer 3 can jointly block the positions on the first light-shielding pattern 21 where protrusions may occur, so as to prevent the first light-shielding pattern 21 from piercing the active
- the layer 51 prevents short circuits in the array substrate 10 and improves the yield of the array substrate 10.
- the material of the second light-shielding pattern 22 includes at least one of molybdenum, molybdenum-tungsten alloy, or molybdenum-niobium alloy, and the second light-shielding pattern 22 may serve as an electromigration blocking layer of the first light-shielding pattern 21, such as the
- the array substrate 10 adopts an aluminum/molybdenum (Al/Mo, Mo can be used as an electromigration barrier layer of Al) structure, that is, the material of the first light shielding pattern 21 is aluminum, and the material of the second light shielding pattern 22 is molybdenum.
- the thickness of the first shading pattern 21 is in the range of 0.1 ⁇ m to 0.15 ⁇ m
- the thickness of the second shading pattern 22 is in the range of 0.05 ⁇ m to 0.08 ⁇ m.
- At least a part of the edge of the orthographic projection of the barrier layer 3 on the substrate 1 exceeds the part of the first light shielding pattern 21 that is not covered by the second light shielding pattern 22 on the substrate 1.
- the distance of the edge of the orthographic projection is less than or equal to 2 ⁇ m, for example, 1 ⁇ m to 2 ⁇ m.
- the part of the first light-shielding pattern 21 prone to abnormal protrusions can be completely blocked by the blocking layer 3, which can better prevent the active layer of the TFT from being pierced due to protrusions on the first light-shielding pattern 21.
- the material of the barrier layer 3 includes hardened photoresist.
- the hardened photoresist may be a product obtained by baking and carbonizing the photoresist.
- the photoresist can be directly processed to form the barrier layer 3. In this way, not only can the barrier layer 3 be used to shield the second A light-shielding pattern 21 is prone to abnormally protruding parts, and has high economic efficiency.
- the material of the barrier layer 3 is not limited to the hardened photoresist, and any material that can block the abnormal protrusions of the first light shielding pattern 21 can be used to make the barrier layer 3, for example, the barrier layer 3.
- the material of may also include at least one of molybdenum, molybdenum-tungsten alloy, or molybdenum-niobium alloy.
- the size of the barrier layer 3 in the direction perpendicular to the substrate is greater than or equal to 0.1 ⁇ m, so that the barrier layer 3 can effectively block the protrusions formed on the first light shielding pattern 21, thereby preventing The source layer is pierced.
- the array substrate 10 further includes a thin film transistor 5 (that is, a top-gate TFT) disposed on the side of the barrier layer 3 and the second light shielding pattern 22 away from the substrate 1.
- the thin film transistor 5 includes a gate 52 and an active layer 51, and the gate 52 is located on the side of the active layer 51 away from the substrate 1.
- the orthographic projection of the active layer 51 on the substrate 1 is within the range of the orthographic projection of the first light shielding pattern 21 on the substrate 1.
- the orthographic projection of the barrier layer 3 on the substrate 1 and the orthographic projection of the active layer 51 on the substrate 1 at least partially overlap.
- the first light-shielding pattern 21 and the second light-shielding pattern 22 can not only block the light from being directed to the active layer 51, prevent negative drift of the threshold voltage of the thin film transistor, and improve the stability of the thin film transistor.
- the second light shielding pattern 22 and the blocking layer 3 can also be used to shield the part of the first light shielding pattern 21 that is prone to abnormal protrusions, so as to prevent the active layer 51 from being pierced by the protrusions.
- the array substrate 10 further includes a buffer layer 4 disposed between the barrier layer, the second light shielding pattern, and the active layer.
- the active layer 51 of the thin film transistor 5 can be made flat, and at the same time, the active layer 51 can be better prevented from being pierced by the protrusions formed on the first light shielding pattern, thereby improving reliability.
- Some embodiments of the present disclosure provide a manufacturing method of an array substrate. Referring to FIG. 3 and FIG. 4, the manufacturing method includes the following steps:
- a substrate 1 is provided.
- a first light shielding pattern 21 is formed on one side of the substrate 1.
- a barrier layer 3 is formed on a side of the first light shielding pattern 21 away from the substrate 1, and the barrier layer 3 covers at least a part of the first light shielding pattern 21.
- the barrier layer 3 is formed on the side of the first light shielding pattern 21 away from the substrate 1, and the barrier layer 3 covers at least a part of the first light shielding pattern 21. Therefore, the barrier layer 3 can be used to A part of the light shielding pattern 21 that may have abnormal protrusions is blocked, thereby preventing short circuits from occurring and improving the yield.
- the preparation method includes:
- a second shading pattern 22 is formed on the side of the first shading pattern 21 away from the substrate 1.
- the second shading pattern 22 is formed on the side of the first shading pattern 21 away from the substrate 1, and
- the second light shielding pattern 22 covers a part of the first light shielding pattern 21, and the barrier layer 3 covers at least an area of the first light shielding pattern 21 not covered by the second light shielding pattern 22.
- the second light shielding pattern 22 covers the middle part of the first light shielding pattern 21, and the barrier layer 3 covers at least the edge part of the first light shielding pattern 21 except the middle part.
- the second light-shielding pattern 22 and the blocking layer 3 can jointly block the position where protrusions may occur on the first light-shielding pattern 21, so as to prevent the active layer from being pierced due to the protrusions on the first light-shielding pattern 21. This prevents short circuits in the array substrate 10 and improves the yield of the array substrate 10.
- the foregoing S2 to S4 include:
- a first light-shielding layer 100 and a second light-shielding layer 200 are sequentially formed on one side of the substrate 1.
- the etching selection ratio of the second light-shielding layer 200 is greater than the etching selection ratio of the first light-shielding layer 100, such as the first
- the material of the light shielding layer 100 may be aluminum, and the material of the second light shielding layer 200 may be molybdenum.
- the thickness of the first light shielding layer 100 may be 0.1 ⁇ m to 0.15 ⁇ m
- the thickness of the second light shielding layer 200 may be 0.05 ⁇ m to 0.08 ⁇ m.
- the first light-shielding pattern 21, the second light-shielding pattern 22, and the photoresist pattern 301 covering the first light-shielding pattern 21 and the second light-shielding pattern 22 are formed by one patterning process.
- the edge of the orthographic projection of the photoresist pattern 301 on the substrate 1 exceeds the edge of the orthographic projection of the first light shielding pattern 21 on the substrate 1.
- the photoresist pattern 301 is on the substrate 1.
- the distance between the edge of the orthographic projection of the first light shielding pattern 21 and the edge of the orthographic projection of the first light shielding pattern 21 on the substrate 1 is less than or equal to 2 ⁇ m, for example, the distance is 1 ⁇ m to 2 ⁇ m, so that after the shielding layer 3 is formed, the barrier layer 3
- the distance of at least part of the edge of the orthographic projection on the substrate 1 beyond the edge of the orthographic projection of the portion of the first light shielding pattern 21 not covered by the second light shielding pattern 22 on the substrate 1 is less than or equal to 2 ⁇ m.
- the photoresist pattern 301 may be formed on the first light-shielding pattern 21 and the second light-shielding pattern 22 to be formed through processes such as exposure and development, so that the photoresist pattern 301 is orthographically projected on the substrate 1
- the distance between the edge of the first light-shielding pattern 21 and the orthographic projection of the first light-shielding pattern 21 on the substrate 1 is less than or equal to 2 ⁇ m, for example, the distance is 1 ⁇ m to 2 ⁇ m.
- the first light-shielding layer 100 and The second light-shielding layer 200 is etched.
- nitric acid, phosphoric acid or acetic acid can be used for etching.
- the obtained second The light shielding pattern 22 is indented relative to the first light shielding pattern 21, that is, as shown in FIG. 8, the second light shielding pattern 22 covers the middle of the first light shielding pattern 21.
- the photoresist pattern 103 can be prepared by using a common mask, or can be prepared by using a halftone mask.
- the thickness of the photoresist pattern at different positions is the same, and the finally formed barrier layer 3 can completely cover the first shading pattern 21 and the second shading pattern. Pattern 22.
- the thickness of the photoresist pattern 103 located in different regions can be controlled, so as to reduce the coverage on the first light shielding pattern 21 as much as possible.
- the photoresist pattern can prevent the hardened photoresist from containing a large amount of hydrogen to affect the channel layer of the TFT and cause the threshold voltage to drift.
- the photoresist pattern 103 includes a first portion A 1 and a second portion A 2 connected to each other.
- the orthographic projection of the first portion A 1 on the substrate 1 is located on the second light-shielding pattern 22 on the substrate 1 Within the range of the orthographic projection on the substrate 1, the orthographic projection of the portion of the first shading pattern 21 that is not covered by the second shading pattern 22 on the substrate 1 is within the scope of the orthographic projection of the second portion A 2 on the substrate 1. .
- the first portion A 1 in the orthogonal projection on the substrate 1 in the range of 22 orthogonal projection on the substrate 1, a second light-shielding pattern, the second portion A 2 has two, two a 2 second portions located on opposite sides of a first part a 1 and respectively connected to the first portion a 1.
- first portion of the thickness D A 1 1 is equal to or less than the second portion of the thickness D A 2 2.
- a halftone mask 400 may be used to expose and develop the photoresist 300 to form the photoresist pattern 301 described above.
- the first portion A 1 of the photoresist pattern 301 is a semi-reserved portion of photoresist
- the second portion A 2 of the photoresist pattern 301 is a completely reserved portion of photoresist.
- the rest of the photoresist part is completely removed, thereby forming a photoresist fully retained part (that is, the second part A 2 ) and the photoresist semi-retained part (that is, the first part A 1 ) as shown in FIG. 8 Photoresist pattern 301.
- the first portion of the thickness D A 1 1 is 1.2 ⁇ m ⁇ 1.3 ⁇ m
- a thickness of the second portion A 2 D 2 was 1 ⁇ m. In this way, the protrusions generated on the first folded Anu pattern 21 can be effectively blocked after the barrier layer is formed on the photoresist pattern 301.
- the halftone mask 400 includes a completely transparent portion 403, a completely opaque portion 402, and a semi-transparent portion 401. If the photoresist 300 is a positive photoresist, as shown in FIG. 7, the completely transparent portion 403 of the halftone mask 400 corresponds to the completely removed portion of the photoresist, and the completely opaque portion 402 is completely The remaining portion corresponds to the second portion A 2 , and the semi-transmissive portion 401 corresponds to the semi-retained photoresist portion (ie, the first portion A 1 ).
- the completely transparent part of the halftone mask 400 corresponds to the completely reserved part of the photoresist (that is, the second part A 2 ), and the completely opaque part and the photoresist are completely
- the removed part corresponds to the semi-transparent part and the photoresist semi-retained part (ie, the first part A 1 ).
- the above S2 to S4 further include:
- the heating temperature is 130°C to 180°C, and the time is 2min to 4min. Since the photoresist pattern 301 is not baked during the masking process, the photoresist pattern 301 contains more solvent. At this time, the photoresist pattern 301 is covered on the first light shielding pattern 21 and the second light shielding pattern 22. The photoresist pattern 301 is heated to volatilize the solvent in the photoresist pattern 301, so that the portion of the photoresist pattern 301 beyond the edge of the second shading pattern 22 can be cured and collapsed to the first shading pattern under the action of heating and baking. The portion 21 that is not covered by the second light-shielding pattern 22, that is, after the second light-shielding pattern 22 is retracted, the exposed first light-shielding pattern 21 is covered by the photoresist pattern 301.
- the photoresist patterns covered on the first light-shielding pattern 21 can be reduced as much as possible, so as to prevent the hardened photoresist from containing a large amount of hydrogen to affect the channel layer of the TFT and cause threshold voltage drift.
- the preparation method may further include:
- an ion implantation method may be used to harden the remaining photoresist.
- phosphorane or borane can be used for ion implantation, and the photoresist can be ion doped to achieve hardening treatment.
- the first light-shielding pattern 21 and the second light-shielding pattern 22 can be formed through a single patterning process, and the barrier layer 3 can be prepared by the photoresist 300 used in this patterning process.
- the preparation of the barrier layer 3 is completed without increasing the number of masks.
- the edge of the orthographic projection of the second portion A 2 of the photoresist pattern 302 on the substrate 1 exceeds the first light-shielding pattern, the second light-shielding pattern is not
- the edge of the orthographic projection of the part covered by 22 on the substrate 1 (for example, exceeding 1 ⁇ m to 2 ⁇ m) can make the part of the first light shielding pattern 21 not covered by the second light shielding pattern 22 completely covered by the denatured photoresist , Which can improve process reliability.
- the halftone mask 400 is used to mask the photoresist 300, and finally the half-retained part of the photoresist covering the second area is ashed and removed, which can minimize the barrier layer 3 in the second area.
- a covering area on the light-shielding pattern 21 can prevent the hardened photoresist from containing a large amount of hydrogen which will affect the channel layer of the TFT and cause the threshold voltage to shift.
- the preparation method may further include:
- the buffer layer 4 is continuously deposited on the substrate 1 on which the barrier layer 3 is prepared.
- the material of the buffer layer 4 may be silicon oxide, and the thickness may be 0.3 ⁇ m to 0.5 ⁇ m.
- a semiconductor layer is continuously deposited on the buffer layer 4, and the active layer 51 is formed through a patterning process.
- the material of the semiconductor layer may be indium tin oxide, and the thickness may be 0.05 ⁇ m to 0.1 ⁇ m. Due to shading requirements, the edge of the orthographic projection of the shading structure (such as the first shading pattern 21 and/or the second shading pattern 22) on the substrate 1 exceeds the edge of the orthographic projection of the active layer 51 on the substrate by 2 ⁇ m ⁇ 4 ⁇ m.
- a gate insulating layer 53 is continuously deposited on the substrate 1 on which the active layer 51 is formed.
- the gate insulating layer 53 may be a silicon oxide film, and the thickness may be 0.1 ⁇ m to 0.2 ⁇ m.
- a gate metal layer is deposited on the gate insulating layer 53, the material of the gate metal layer may be copper, and the thickness may be 0.5 ⁇ m ⁇ 0.7 ⁇ m.
- the gate metal layer is formed into the gate 52 by a patterning process. For example, the gate metal layer can be wet-etched with a hydrogen peroxide solution under the action of a photoresist mask to form the gate 52. After the wet etching is completed, the gate 52 is not removed.
- the photoresist is continued to dry the gate insulating layer 53 under the action of the photoresist mask.
- a mixed gas of CF 4 and oxygen can be used to dry the gate insulating layer 53 to obtain the result shown in FIG. 12
- the gate electrode 52 and the gate insulating layer 53 are then removed by a wet method.
- an interlayer insulating layer 54 is deposited on the substrate 1 on which the gate 53 is formed.
- the material may be silicon oxide, and the thickness may be 0.3 ⁇ m to 0.5 ⁇ m.
- a via hole for connecting the source electrode, the drain electrode and the active layer 51 is formed in the layer 54.
- the via hole may be formed by a dry etching process.
- the via 541 shown in FIG. 12 is obtained.
- the metal layer can be a metal such as copper or aluminum, with a thickness of 0.5 ⁇ m to 0.7 ⁇ m, and a patterning process is used to form source and drain patterns (for example, including source 551 and drain 552).
- the source electrode 551 and the drain electrode 552 in the source-drain pattern are respectively electrically connected to the active layer 51 through a via 541 formed in the interlayer insulating layer 54 to complete the preparation of the top-gate TFT5.
- a passivation layer 6 may be deposited.
- the passivation layer 6 may be made of silicon oxide and may have a thickness of 0.3-0.5 microns.
- the display device 20 includes the display panel 201 as described above.
- the display panel 201 includes the array substrate 10 provided in any of the above embodiments. Therefore, the beneficial effects of the display device 20 are the same as the beneficial effects of the array substrate 10 provided by the foregoing embodiment, and will not be repeated here.
- the display device provided in the foregoing embodiment may be any product or component with a display function, such as a mobile phone, a tablet computer, a television, a monitor, a notebook computer, a digital camera, a navigator, and the like.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Electroluminescent Light Sources (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
Abstract
Description
Claims (17)
- 一种阵列基板,包括:衬底;设置在所述衬底一侧的第一遮光图案;以及,设置在所述第一遮光图案的远离所述衬底一侧的阻挡层,所述阻挡层至少覆盖部分所述第一遮光图案。
- 根据权利要求1所述的阵列基板,还包括:设置在所述第一遮光图案的远离所述衬底一侧的第二遮光图案,所述第二遮光图案覆盖部分所述第一遮光图案;所述阻挡层至少覆盖所述第一遮光图案未被所述第二遮光图案覆盖的部分。
- 根据权利要求2所述的阵列基板,其中,所述阻挡层在所述衬底上的正投影的至少部分边缘超出所述第一遮光图案未被所述第二遮光图案覆盖的部分在所述衬底上的正投影的边缘的距离小于或等于2μm。
- 根据权利要求1~3中任一项所述的阵列基板,其中,所述阻挡层的材料包括硬化光刻胶。
- 根据权利要求1~4中任一项所述的阵列基板,其中,所述阻挡层在垂直于所述衬底的方向上的尺寸大于或等于0.1μm。
- 根据权利要求2~5中任一项所述的阵列基板,其中,所述第一遮光图案的材料包括铝或铝钕合金中的至少一种;所述第二遮光图案的材料包括钼、钼钨合金或钼铌合金中的至少一种。
- 根据权利要求2~6中任一项所述的阵列基板,其中,所述第一遮光图案的厚度范围为0.1μm~0.15μm,所述第二遮光图案的厚度范围为0.05μm~0.08μm。
- 根据权利要求2~7中任一项所述的阵列基板,还包括:设置在所述阻挡层及所述第二遮光图案的远离所述衬底一侧的薄膜晶体管,所述薄膜晶体管包括栅极和有源层,所述栅极位于所述有源层的远离所述衬底一侧;所述有源层在所述衬底上的正投影位于所述第一遮光图案在所述衬底上的正投影的范围之内;所述阻挡层在所述衬底上的正投影与所述有源层在所述衬底上的正投影至少部分重叠。
- 根据权利要求8所述的阵列基板,还包括:缓冲层,设置于所述阻挡层、所述第二遮光图案及所述有源层三者之间。
- 一种显示面板,包括:如权利要求1~9中任一项所述的阵列基板。
- 一种显示装置,包括:如权利要求10所述的显示面板。
- 一种阵列基板的制备方法,包括:提供衬底;在所述衬底的一侧形成第一遮光图案;在所述第一遮光图案的远离所述衬底一侧形成阻挡层,所述阻挡层至少覆盖部分所述第一遮光图案。
- 根据权利要求12所述的阵列基板的制备方法,还包括:在所述第一遮光图案的远离所述衬底一侧形成第二遮光图案,所述第二遮光图案覆盖部分所述第一遮光图案;所述阻挡层至少覆盖所述第一遮光图案的未被所述第二遮光图案覆盖的部分。
- 根据权利要求13所述的阵列基板的制备方法,其中,所述在所述衬底的一侧形成第一遮光图案,以及在所述第一遮光图案的远离所述衬底的一侧形成第二遮光图案,包括:在所述衬底的一侧依次形成第一遮光层和第二遮光层,所述第二遮光层的刻蚀选择比大于所述第一遮光层的刻蚀选择比;在所述第二遮光层的远离所述衬底一侧涂覆光刻胶;通过一次构图工艺形成所述第一遮光图案、所述第二遮光图案及覆盖所述第一遮光图案和所述第二遮光图案的光刻胶图案,所述光刻胶图案在所述衬底上的正投影的边缘超出所述第一遮光图案在所述衬底上的正投影的边缘。
- 根据权利要求14所述的阵列基板的制备方法,其中,所述光刻胶图案包括彼此相连的第一部分和第二部分,所述第一部分在所述衬底上的正投影位于所述第二遮光图案在所述衬底上的正投影的范围之内,所述第二部分在所述衬底上的正投影的至少部分边缘超出所述第一遮光图案未被所述第二遮光图案覆盖的部分在所述衬底上的正投影的边缘;所述第一部分的厚度小于或等于所述第二部分的厚度。
- 根据权利要求14或15所述的阵列基板的制备方法,其中,所述在所述第一遮光图案的远离所述衬底一侧形成阻挡层,包括:对所述光刻胶图案进行加热,使得所述光刻胶图案超出所述第二遮光图案的边缘的部分坍塌,以覆盖所述第一遮光图案未被所述第二遮光图案覆盖的部分;对所述光刻胶图案的第一部分进行灰化去除。
- 根据权利要求16所述的阵列基板的制备方法,其中,在对所述光刻胶图案的第一部分进行灰化去除之后,所述制备方法还包括:对残留的光刻胶进行硬化处理,以形成所述阻挡层。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910173499.9A CN109887976B (zh) | 2019-03-07 | 2019-03-07 | 一种阵列基板及其制备方法及显示面板和显示装置 |
CN201910173499.9 | 2019-03-07 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2020177597A1 true WO2020177597A1 (zh) | 2020-09-10 |
Family
ID=66931371
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2020/076814 WO2020177597A1 (zh) | 2019-03-07 | 2020-02-26 | 阵列基板及其制备方法、显示面板和显示装置 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN109887976B (zh) |
WO (1) | WO2020177597A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115083274A (zh) * | 2022-06-17 | 2022-09-20 | 昆山国显光电有限公司 | 柔性显示面板及显示装置 |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109887984B (zh) * | 2019-03-21 | 2021-11-26 | 京东方科技集团股份有限公司 | 有机发光显示面板、电子设备及制造方法 |
CN110416314A (zh) | 2019-07-24 | 2019-11-05 | 深圳市华星光电半导体显示技术有限公司 | Tft器件及其制备方法、tft阵列基板 |
CN110518018A (zh) * | 2019-08-14 | 2019-11-29 | 深圳市华星光电半导体显示技术有限公司 | 阵列基板以及其制作方法 |
CN112466905B (zh) * | 2019-09-09 | 2023-05-02 | 上海和辉光电股份有限公司 | 有机发光显示面板的制备方法、显示面板以及显示装置 |
CN111463252B (zh) * | 2020-04-20 | 2022-12-30 | 合肥鑫晟光电科技有限公司 | 一种显示面板及其制备方法、显示装置 |
CN217157253U (zh) * | 2021-11-05 | 2022-08-09 | 京东方科技集团股份有限公司 | 一种触控显示面板及电子设备 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107230687A (zh) * | 2016-03-24 | 2017-10-03 | 三星显示有限公司 | 显示装置 |
CN107359185A (zh) * | 2017-07-27 | 2017-11-17 | 京东方科技集团股份有限公司 | 一种显示面板及显示装置 |
CN107946341A (zh) * | 2017-11-10 | 2018-04-20 | 上海天马微电子有限公司 | 显示装置和显示装置的制造方法 |
CN109887984A (zh) * | 2019-03-21 | 2019-06-14 | 京东方科技集团股份有限公司 | 有机发光显示面板、电子设备及制造方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103474430B (zh) * | 2012-06-07 | 2016-08-17 | 群康科技(深圳)有限公司 | 薄膜晶体管基板及其制作方法以及显示器 |
CN206573817U (zh) * | 2017-02-28 | 2017-10-20 | 厦门天马微电子有限公司 | 显示面板和显示装置 |
CN107768412B (zh) * | 2017-10-26 | 2023-10-27 | 京东方科技集团股份有限公司 | 显示基板及其制备方法和显示面板 |
CN107785405B (zh) * | 2017-10-31 | 2020-04-17 | 京东方科技集团股份有限公司 | 阵列基板及其制备方法 |
CN109037346B (zh) * | 2018-07-27 | 2020-06-02 | 京东方科技集团股份有限公司 | 薄膜晶体管、显示基板及其制作方法、显示装置 |
-
2019
- 2019-03-07 CN CN201910173499.9A patent/CN109887976B/zh active Active
-
2020
- 2020-02-26 WO PCT/CN2020/076814 patent/WO2020177597A1/zh active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107230687A (zh) * | 2016-03-24 | 2017-10-03 | 三星显示有限公司 | 显示装置 |
CN107359185A (zh) * | 2017-07-27 | 2017-11-17 | 京东方科技集团股份有限公司 | 一种显示面板及显示装置 |
CN107946341A (zh) * | 2017-11-10 | 2018-04-20 | 上海天马微电子有限公司 | 显示装置和显示装置的制造方法 |
CN109887984A (zh) * | 2019-03-21 | 2019-06-14 | 京东方科技集团股份有限公司 | 有机发光显示面板、电子设备及制造方法 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115083274A (zh) * | 2022-06-17 | 2022-09-20 | 昆山国显光电有限公司 | 柔性显示面板及显示装置 |
Also Published As
Publication number | Publication date |
---|---|
CN109887976A (zh) | 2019-06-14 |
CN109887976B (zh) | 2021-08-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2020177597A1 (zh) | 阵列基板及其制备方法、显示面板和显示装置 | |
KR101213708B1 (ko) | 어레이 기판 및 이의 제조방법 | |
US20190131325A1 (en) | Array substrate, manufacturing method thereof and display device | |
WO2018099052A1 (zh) | 阵列基板的制备方法、阵列基板及显示装置 | |
CN110164873B (zh) | 阵列基板的制作方法、阵列基板、显示面板及显示装置 | |
KR101128333B1 (ko) | 어레이 기판 및 이의 제조방법 | |
US20150311232A1 (en) | Array substrate and manufacturing method thereof and display device | |
WO2020238640A1 (zh) | 一种显示基板及其制作方法、显示装置 | |
KR20100094817A (ko) | 어레이 기판의 제조방법 | |
US20180059456A1 (en) | Pixel structure and manufacturing method thereof, array substrate and display apparatus | |
WO2020228499A1 (zh) | 晶体管器件及其制造方法、显示基板、显示装置 | |
WO2017166833A1 (en) | Thin-film transistor and manufacturing method thereof, array substrate, and display apparatus | |
WO2017092172A1 (zh) | Tft基板的制作方法 | |
CN111081737A (zh) | 一种阵列基板制备方法及阵列基板 | |
WO2020062483A1 (zh) | 薄膜晶体管阵列基板及其制造方法、显示面板 | |
US20170186879A1 (en) | Thin Film Transistor, Array Substrate and Manufacturing Processes of Them | |
US10217851B2 (en) | Array substrate and method of manufacturing the same, and display device | |
WO2023024256A1 (zh) | 一种阵列基板及其制备方法、显示装置 | |
WO2018090496A1 (zh) | 一种阵列基板及其制备方法、液晶显示面板 | |
CN115172446A (zh) | 薄膜晶体管、阵列基板及显示面板 | |
CN112002764A (zh) | Tft器件及其制备方法、tft阵列基板 | |
US10672912B2 (en) | N-type thin film transistor, manufacturing method thereof and manufacturing method of an OLED display panel | |
WO2021097995A1 (zh) | 一种阵列基板及其制备方法 | |
CN115312546A (zh) | 阵列基板及其制备方法、显示面板 | |
WO2016197400A1 (zh) | Ltps阵列基板及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 20766215 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20766215 Country of ref document: EP Kind code of ref document: A1 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20766215 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 03.05.2022) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20766215 Country of ref document: EP Kind code of ref document: A1 |