WO2020097960A1 - 一种阵列基板和显示面板 - Google Patents

一种阵列基板和显示面板 Download PDF

Info

Publication number
WO2020097960A1
WO2020097960A1 PCT/CN2018/116620 CN2018116620W WO2020097960A1 WO 2020097960 A1 WO2020097960 A1 WO 2020097960A1 CN 2018116620 W CN2018116620 W CN 2018116620W WO 2020097960 A1 WO2020097960 A1 WO 2020097960A1
Authority
WO
WIPO (PCT)
Prior art keywords
line segment
scan line
width
scan
segment
Prior art date
Application number
PCT/CN2018/116620
Other languages
English (en)
French (fr)
Inventor
单剑锋
Original Assignee
惠科股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 惠科股份有限公司 filed Critical 惠科股份有限公司
Priority to US16/349,987 priority Critical patent/US11307470B2/en
Publication of WO2020097960A1 publication Critical patent/WO2020097960A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/13606—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit having means for reducing parasitic capacitance
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/13624—Active matrix addressed cells having more than one switching element per pixel
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device

Definitions

  • the present application relates to the field of display technology, in particular to an array substrate and a display panel.
  • liquid crystal displays have many advantages such as thin body, power saving, no radiation, etc., and have been widely used.
  • Most of the liquid crystal displays on the market are backlight type liquid crystal displays, which include a liquid crystal panel and a backlight module (Backlight Module).
  • the liquid crystal panel includes a color filter substrate (Color Filter Substrate, CF Substrate, also known as a color filter substrate), a thin film transistor array substrate (Thin Film Transistor Substrate, TFT Substrate) and a mask (Mask), and a transparent electrode exists on the opposite inner side of the substrate.
  • a layer of liquid crystal molecules Liquid Crystal, LC is sandwiched between the two substrates.
  • the design does not clearly define the ratio of the line width of the intersection of the scanning line segment of the dual scanning line drive line and the scanning line segment of other positions in the display area, which will cause the produced scanning line segment to affect the product yield rate due to line break , And the line width is too small, the impedance is too large, the signal uniformly deteriorates, or the line width of the intersecting scanning line segment is too large, resulting in increased parasitic capacitance, serious signal transmission interference, and affecting product quality.
  • the purpose of this application is to provide an array substrate and a display panel to improve product quality.
  • an array substrate including:
  • a data line is formed in the display area, and each pixel corresponds to a data line
  • Scanning lines are formed in the display area and intersect with the data lines, each pixel corresponds to two scanning lines, and the two scanning lines have complementary shapes and are placed accordingly;
  • An active switch is formed in the display area, and each pixel corresponds to two active switches; the sources of the two active switches are connected to the same data line; the drains are respectively connected to the two scanning lines;
  • the scan line includes:
  • intersection scan line segment is located at the intersection of the scan line and the data line;
  • the width of the intersection scan line segment is at least 1.5 times smaller than the width of the other scan line segments.
  • the other scanning line segments include:
  • a first scanning line segment a scanning line segment connected to the active switch and connected to the intersection scanning line segment;
  • a second scan line segment connected to the first scan line segment and having a line width greater than the intersection scan line segment;
  • a third scan line segment which is connected to the intersection scan line segment and is not the first scan line segment;
  • the fourth scanning line segment is connected to the third scanning line segment and has a line width greater than that of the intersection scanning line segment.
  • the line width of the first scan line segment, the line width of the third scan line segment, and the line width of the fourth scan line segment are greater than or equal to the line width of the second scan line segment.
  • the line width of the first scan line segment, the line width of the second scan line segment, and the line width of the fourth scan line segment are greater than or equal to the line width of the third scan line segment.
  • the line width of the first scan line segment, the line width of the second scan line segment, and the line width of the third scan line segment are greater than or equal to the line width of the fourth scan line segment.
  • the line width of the second scan line segment, the line width of the third scan line segment, and the line width of the fourth scan line segment are greater than or equal to the line width of the first scan line segment.
  • the line width of the first scan line segment is greater than the line width of the second scan line segment and the line width of the fourth scan line segment; the line width of the second scan line segment is equal to the fourth scan line segment Line width.
  • the sum of the line width of the first scan line segment and the line width of the third scan line segment is equal to the sum of the line width of the second scan line segment and the line width of the fourth scan line segment.
  • the line width of the first scan line segment is equal to the line width of the second scan line segment, the line width of the third scan line segment, and the line width of the fourth scan line segment.
  • This application also provides an array substrate, including:
  • a data line is formed in the display area, and each pixel corresponds to a data line
  • Scanning lines are formed in the display area and intersect with the data lines, each pixel corresponds to two scanning lines, and the two scanning lines have complementary shapes and are placed accordingly;
  • An active switch is formed in the display area, and each pixel corresponds to two active switches; the sources of the two active switches are connected to the same data line; the drains are respectively connected to the two scanning lines;
  • the scan line includes:
  • intersection scan line segment is located at the intersection of the scan line and the data line;
  • the width of the intersection scan line segment is at least 1.5 times smaller than the width of the other scan line segments
  • the scan line segment connected to the active switch and connected to the intersection scan line segment is the first scan line segment; connected to the first scan line segment and having a line width greater than the intersection scan line segment
  • the scan line segment is the second scan line segment;
  • the scan line segment connected to the intersection scan line segment and not the first scan line segment is the third scan line segment;
  • the scan line segment connected to the third scan line segment and the line width is greater than the scan of the intersection scan line segment
  • the line segment is the fourth scanning line segment;
  • the line width of the first scan line segment, the line width of the second scan line segment, and the line width of the fourth scan line segment are greater than or equal to the line width of the third scan line segment;
  • the line width of the first scan line segment is greater than the line width of the second scan line segment and the line width of the fourth scan line segment;
  • the line width of the second scan line segment is equal to the line width of the fourth scan line segment.
  • the present application also provides a display panel.
  • the display panel includes an array substrate.
  • the array substrate includes:
  • a data line is formed in the display area, and each pixel corresponds to a data line
  • Scanning lines are formed in the display area and intersect with the data lines, each pixel corresponds to two scanning lines, and the two scanning lines have complementary shapes and are placed correspondingly;
  • Active switches are formed in the display area, and each pixel corresponds to two active switches; the sources of the two active switches are connected to the same data line; the drains are respectively connected to the two scanning lines;
  • the scan line includes:
  • intersection scan line segment is located at the intersection of the scan line and the data line;
  • the width of the intersection scan line segment is at least 1.5 times smaller than the width of the other scan line segments.
  • the other scanning line segments include:
  • a first scanning line segment a scanning line segment connected to the active switch and connected to the intersection scanning line segment;
  • a second scan line segment connected to the first scan line segment and having a line width greater than the intersection scan line segment;
  • a third scan line segment which is connected to the intersection scan line segment and is not the first scan line segment;
  • the fourth scanning line segment is connected to the third scanning line segment and has a line width greater than that of the intersection scanning line segment.
  • the line width of the first scan line segment, the line width of the third scan line segment, and the line width of the fourth scan line segment are greater than or equal to the line width of the second scan line segment.
  • the line width of the first scan line segment, the line width of the second scan line segment, and the line width of the fourth scan line segment are greater than or equal to the line width of the third scan line segment.
  • the line width of the first scan line segment, the line width of the second scan line segment, and the line width of the third scan line segment are greater than or equal to the line width of the fourth scan line segment.
  • the line width of the second scan line segment, the line width of the third scan line segment, and the line width of the fourth scan line segment are greater than or equal to the line width of the first scan line segment.
  • the line width of the first scan line segment is greater than the line width of the second scan line segment and the line width of the fourth scan line segment; the line width of the second scan line segment is equal to the fourth scan line segment Line width.
  • the line width of the first scan line segment is equal to the line width of the second scan line segment, the line width of the third scan line segment, and the line width of the fourth scan line segment.
  • the spacers in the peripheral area are provided at the corresponding positions of the recesses, and the depth of the recesses is less than twice the thickness of the second metal layer, which effectively improves the uniformity of the thickness of the liquid crystal cell of the display panel, thereby effectively improving the brightness of the display panel
  • the uneven phenomenon makes the display panel display effect better, and further improves the display quality of the display panel; and the setting of the concave portion effectively limits the spacing unit, effectively avoids the displacement of the spacing unit, and guarantees the liquid crystal cell.
  • the liquid crystal works better to ensure that the color and brightness of the display panel are more uniform, which further improves the display effect of the display panel and makes the product more competitive.
  • FIG. 1 is a partial structural diagram of a dual-drive scan line according to an embodiment of the present application
  • FIG. 2 is a schematic diagram of a structure of a dual-drive scan line according to an embodiment of the present application
  • FIG. 3 is a schematic diagram of a structure with a smaller line width of a second scanning line segment according to an embodiment of the present application
  • FIG. 4 is a schematic diagram of a structure with a smaller line width of a third scanning line segment according to an embodiment of the present application
  • FIG. 5 is a schematic diagram of a structure with a smaller line width of a fourth scanning line segment according to an embodiment of the present application
  • FIG. 6 is a schematic diagram of a structure with a smaller line width of a first scanning line segment according to an embodiment of the present application
  • FIG. 7 is a schematic diagram of a structure in which the line widths of other scanning line segments in one embodiment of the present application are all equal;
  • FIG. 8 is a schematic diagram corresponding to different proportions of the experimental statistical table of one embodiment of the present application.
  • FIG. 9 is a schematic diagram of a failure mode analysis of electrical stability changes corresponding to different line width ratios of scanning line segments according to one embodiment of the present application.
  • connection should be understood in a broad sense, for example, it can be fixed connection or detachable Connected, or connected integrally; either mechanically or electrically; directly connected, or indirectly connected through an intermediary, or internally connected between two components.
  • installation should be understood in a broad sense, for example, it can be fixed connection or detachable Connected, or connected integrally; either mechanically or electrically; directly connected, or indirectly connected through an intermediary, or internally connected between two components.
  • the embodiment further describes the array substrate and the display panel of the present application in detail.
  • An array substrate including:
  • the display area 110 is formed on the array substrate 100;
  • a plurality of pixels 120 are formed in the display area 110;
  • the data line 111 is formed in the display area 110, and each pixel 120 corresponds to a data line 111;
  • the scan line 112 is formed in the display area 110 and crosses the data line 111, each pixel 120 corresponds to two scan lines 112, and the two scan lines 112 are placed in a complementary shape and corresponding to each other;
  • An active switch 113 is formed in the display area 110, and each pixel 120 corresponds to two active switches 113; the source 121 of the two active switches 113 is connected to the same data line 111; the drain 122 is respectively connected to the two scanning lines 112;
  • Scan line 112 includes:
  • intersection scan line segment 210 is located at the intersection of the scan line 112 and the data line 111;
  • the width of the intersection scan line segment 210 is at least 1.5 times smaller than the width of other scan line segments.
  • the width of the intersecting scanning line segment 210 is at least 1.5 times less than the width of other scanning line segments, so as to avoid the breakage of other scanning line segments It affects the yield of the product, and can also avoid the situation that the impedance of the other scan line segments is too large and the signal is uniformly deteriorated, and the width ratio design of the product scan line does not affect the PH exposure ability; at the same time, it can avoid the intersection scan When the width of the line segment 210 is too large, the parasitic capacitance increases, the signal transmission interference is severe, etc., thereby improving the product yield.
  • the other scan line segments 112 include: the scan line segment connected to the active switch 113 and the intersection scan line segment 210 is the first scan line segment 220; the first scan line segment 220 is connected and the line width is greater than the intersection scan line segment 210 Is the second scan line segment 230; the scan line segment connected to the intersection scan line segment 210 and not the first scan line segment 220 is the third scan line segment 240; and the third scan line segment 240 is connected to the line width greater than the intersection scan line segment 210
  • the scan line segment is the fourth scan line segment 250.
  • the two scan lines 112 are placed in a rectangular shape after being placed.
  • the line width of the first scan line segment 220, the line width of the third scan line segment 240, and the line width of the fourth scan line segment 250 are greater than or equal to the line width of the second scan line segment 230.
  • the width of the other scan line segments is at least 1.5 times larger than the width of the intersecting scan line segment 210, the line width of the first scan line segment 220, the line width of the third scan line segment 240, and the line of the fourth scan line segment 250
  • the width is designed to be greater than or equal to the line width of the second scan line segment 230. This can avoid increased parasitic capacitance and severe signal transmission interference caused by the width of the intersecting scan line segment 210, thereby improving product yield.
  • the line width of the first scan line segment 220, the line width of the second scan line segment 230, and the line width of the fourth scan line segment 250 are greater than or equal to the line width of the third scan line segment 240.
  • the width of the other scan line segments is at least 1.5 times greater than the width of the intersecting scan line segment 210, the line width of the first scan line segment 220, the line width of the second scan line segment 230, and the line of the fourth scan line segment 250
  • the width is designed to be greater than or equal to the line width of the third scan line segment 240, so that the parasitic capacitance caused by the width of the intersecting scan line segment 210 is too large and the signal transmission interference is severe, etc., thereby improving the product yield.
  • the line width of the first scan line segment 220, the line width of the second scan line segment 230, and the line width of the third scan line segment 240 are greater than or equal to the line width of the fourth scan line segment 250.
  • the width of the other scan line segments is at least 1.5 times larger than the width of the intersection scan line segment 210, the line width of the first scan line segment 220, the line width of the second scan line segment 230, and the line of the third scan line segment 240
  • the width is designed to be greater than or equal to the line width of the fourth scan line segment 250, so that the parasitic capacitance caused by the width of the intersecting scan line segment 210 is too large and the signal transmission interference is severe, etc., thereby improving the product yield.
  • the line width of the second scan line segment 230, the line width of the third scan line segment 240, and the line width of the fourth scan line segment 250 are greater than or equal to the line width of the first scan line segment 220.
  • the width of the other scan line segments is at least 1.5 times greater than the width of the intersection scan line segment 210, the line width of the second scan line segment 230, the line width of the third scan line segment 240, and the line of the fourth scan line segment 250
  • the width is designed to be greater than or equal to the line width of the first scan line segment 220, so that the parasitic capacitance caused by the width of the intersection scan line segment 210 is too large and the signal transmission interference is severe, etc., thereby improving the product yield.
  • the line width of the first scan line segment 220 is greater than the line width of the second scan line segment 230 and the line width of the fourth scan line segment 250.
  • the two scan lines are placed side by side, the two scan lines are placed to form a rectangle.
  • the first scan line segment 220 and the third scan line segment 240 are complementary in shape and correspond in position
  • the second scan line segment 230 and the fourth The scan line segments 250 are complementary in shape and correspond in position, but considering that only the first scan line segment 220 is equipped with the active switch 113, then the first scan line segment 220 has a certain width to accommodate the active switch 113, while other scan line segments do not consider this factor, Therefore, in this solution, among the scan line segments except the intersection scan line segment 210, the line width of the first scan line segment 220 is designed to be the largest, the line width of the corresponding third scan line segment 240 is the smallest, the line width of the second scan line segment 230 and the fourth The line width of the scanning line segment 250 is designed to be larger than the line width of the third scanning line segment 240 and smaller than the line width of the first scanning line segment 220.
  • the line width of the second scan line segment 230 is equal to the line width of the fourth scan line segment 250.
  • the line width of the first scan line segment 220 is equal to the line width of the second scan line segment 230, the line width of the third scan line segment 240, and the line width of the fourth scan line segment 250.
  • the line width of the first scan line segment 220 and the line width of the second scan line segment 230 is a fixed value
  • the sum of the line width of the third scan line segment 240 and the line width of the fourth scan line segment 250 is a fixed value
  • the line width of the first scan line segment 220 and the second scan are all designed to be equal, so as to ensure the yield of the product.
  • an experimental data statistical table of the width ratio of other scan line segments to the intersection scan line segment 210 is disclosed. It can be seen that the swing range is smaller than the ratio when the ratio is greater than 1.5 The swing range at 1.5 hours is more stable.
  • an array substrate including:
  • the display area 110 is formed on the array substrate 100;
  • a plurality of pixels 120 are formed in the display area 110;
  • the data line 111 is formed in the display area 110, and each pixel 120 corresponds to a data line 111;
  • the scan line 112 is formed in the display area 110 and crosses the data line 111.
  • Each pixel 120 corresponds to two scan lines 112, and the two scan lines 112 are complementary and correspondingly placed. After the two scan lines 112 are placed, the shape is Rectangular; and
  • An active switch 113 is formed in the display area 110, and each pixel 120 corresponds to two active switches 113; the source 121 of the two active switches 113 is connected to the same data line 111; the drain 122 is respectively connected to the two scanning lines 112;
  • Scan line 112 includes:
  • intersection scan line segment 210 is located at the intersection of the scan line 112 and the data line 111;
  • the width of the intersection scan line segment 210 is at least 1.5 times smaller than the width of other scan line segments
  • the classification of other scan line segments 12 is named as follows: the scan line segment connected to the active switch 113 and connected to the intersection scan line segment 210 is the first scan line segment 220; the scan line segment connected to the first scan line segment 220 and having a line width greater than the intersection scan line segment 210 is The second scan line segment 230; the scan line segment connected to the intersection scan line segment 210 and not the first scan line segment 220 is the third scan line segment 240; and the scan line segment connected to the third scan line segment 240 and having a line width greater than the intersection scan line segment 210 is the first Four scanning line segments 250;
  • the line width of the first scan line segment 220, the line width of the second scan line segment 230, and the line width of the fourth scan line segment 250 are greater than or equal to the line width of the third scan line segment 240;
  • the line width of the first scan line segment 220 is greater than the line width of the second scan line segment 230 and the line width of the fourth scan line segment 250;
  • the line width of the second scan line segment 230 is equal to the line width of the fourth scan line segment 250.
  • the width of the intersecting scanning line segment 210 is at least 1.5 times less than the width of other scanning line segments, so as to avoid the breakage of other scanning line segments It affects the yield of the product, and can also avoid the situation that the impedance of the other scan line segments is too large and the signal is uniformly deteriorated, and the width ratio design of the product scan line does not affect the PH exposure ability; at the same time, it can avoid the intersection scan If the width of the line segment 210 is too large, the parasitic capacitance increases, the signal transmission interference is serious, etc., thereby improving the product yield; since the width of the other scan line segments is at least 1.5 times larger than the width of the intersection scan line segment 210, then the first scan line segment can be The line width of 220, the line width of the second scan line segment 230, and the line width of the fourth scan line segment 250 are designed to be greater than or equal to the line width of the third scan line segment 240, so that
  • this solution combines the line width of the second scanning line segment and the fourth scanning
  • the line width of the line segment 250 is designed to be equal, so as to ensure the yield of the product.
  • a display panel including an array substrate 100.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Optics & Photonics (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

本申请公开了一种阵列基板和显示面板，阵列基板包括显示区、多个像素、扫描线以及主动开关，每个像素对应两条扫描线和两个主动开关；扫描线包括交汇扫描线段和其它扫描线段；交汇扫描线段的宽度比其它扫描线段的宽度至少小于1.5倍。

Description

一种阵列基板和显示面板
本申请要求于2018年11月14日提交中国专利局，申请号为CN201811350593.9，发明名称为“一种阵列基板和显示面板”的中国专利申请的优先权，其全部内容通过引用结合在本申请中。
技术领域
本申请涉及显示技术领域，尤其涉及一种阵列基板和显示面板。
背景技术
这里的陈述仅提供与本申请有关的背景信息，而不必然地构成现有技术。
随着科技的发展和进步，液晶显示器具有机身薄、省电、无辐射等众多优点，得到了广泛的应用。市场上的液晶显示器大部分为背光型液晶显示器，其包括液晶面板及背光模组(Backlight Module)。液晶面板包括彩膜基板(Color Filter Substrate，CF Substrate，也称彩色滤光片基板)、薄膜晶体管阵列基板(Thin Film Transistor Substrate，TFTSubstrate)和光罩(Mask)，上述基板的相对内侧存在透明电极。两片基板之间夹一层液晶分子(LiquidCrystal，LC)。
五道光罩产品设计中的，其设计没有明确定义显示区内双扫描线驱动线路交汇扫描线段位置与其他位置扫描线段的线宽比例，这样会导致生产出的扫描线段因断线影响产品良品率，及线宽太小，阻抗过大，信号均一变差，或因交汇扫描线段的线宽太大，导致寄生电容增加，信号传递干扰严重，影响产品品质。
技术解决方案
本申请的目的在于提供一种阵列基板和显示面板，提升产品品质。
为实现上述目的，本申请提供了一种阵列基板，包括：
显示区，形成于所述阵列基板上；
多个像素，形成于所述显示区内；
数据线，形成于所述显示区内，每个像素对应一条数据线；
扫描线，形成于所述显示区内，与数据线交叉设置，每个像素对应两条扫描线，且两条扫描线形状互补对应放置；以及
主动开关，形成于所述显示区内，每个像素对应两个主动开关；两个主动开关的源极连接到同一数据线；漏极分别连接两条扫描线；
所述扫描线包括：
交汇扫描线段，位于所述扫描线与所述数据线的交汇处；
其它扫描线段，对应所述扫描线除所述交汇扫描线段的其余部分；
所述交汇扫描线段的宽度比所述其它扫描线段的宽度至少小于1.5倍。
可选的，所述其它扫描线段的包括：
第一扫描线段，与所述主动开关相连并和所述交汇扫描线段相连的扫描线段；
第二扫描线段，与所述第一扫描线段相连并且线宽大于所述交汇扫描线段的扫描线段；
第三扫描线段，与所述交汇扫描线段相连并且非第一扫描线段的扫描线段；以及
第四扫描线段，与所述第三扫描线段相连并且线宽大于所述交汇扫描线段的扫描线段。
可选的，所述第一扫描线段的线宽、所述第三扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第二扫描线段的线宽。
可选的，所述第一扫描线段的线宽、所述第二扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第三扫描线段的线宽。
可选的，所述第一扫描线段的线宽、所述第二扫描线段的线宽和所述第三扫描线段的线宽大于或等于所述第四扫描线段的线宽。
可选的，所述第二扫描线段的线宽、所述第三扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第一扫描线段的线宽。
可选的，所述第一扫描线段的线宽大于所述第二扫描线段的线宽和所述第四扫描线段的线宽；所述第二扫描线段的线宽等于所述第四扫描线段的线宽。
可选的，所述第一扫描线段的线宽与所述第三扫描线段的线宽之和等于所述第二扫描线段的线宽与所述第四扫描线段的线宽之和。
可选的，所述第一扫描线段的线宽与所述第二扫描线段的线宽、所述第三扫描线段的线宽和所述第四扫描线段的线宽均相等。
本申请还提供一种阵列基板，包括：
显示区，形成于所述阵列基板上；
多个像素，形成于所述显示区内；
数据线，形成于所述显示区内，每个像素对应一条数据线；
扫描线，形成于所述显示区内，与数据线交叉设置，每个像素对应两条扫描线，且两条扫描线形状互补对应放置；以及
主动开关，形成于所述显示区内，每个像素对应两个主动开关；两个主动开关的源极连接到同一数据线；漏极分别连接两条扫描线；
所述扫描线包括：
交汇扫描线段，位于所述扫描线与所述数据线的交汇处；
其它扫描线段，对应所述扫描线除所述交汇扫描线段的其余部分；
所述交汇扫描线段的宽度比所述其它扫描线段的宽度至少小于1.5倍；
所述其它扫描线段的分类命名为：与所述主动开关相连并和所述交汇扫描线段相连的扫描线段为第一扫描线段；与所述第一扫描线段相连并且线宽大于所述交汇扫描线段的扫描线段为第二扫描线段；与所述交汇扫描线段相连并且非第一扫描线段的扫描线段为第三扫描线段；与所述第三扫描线段相连并且线宽大于所述交汇扫描线段的扫描线段为第四扫描线段；
所述第一扫描线段的线宽、所述第二扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第三扫描线段的线宽；
所述第一扫描线段的线宽大于所述第二扫描线段的线宽和所述第四扫描线段的线宽；
所述第二扫描线段的线宽等于所述第四扫描线段的线宽。
本申请还提供一种显示面板，所述显示面板包括阵列基板，所述阵列基板包括：
显示区，形成于所述阵列基板上；
多个像素，形成于所述显示区内；
数据线，形成于所述显示区内，每个所述像素对应一条数据线；
扫描线，形成于所述显示区内，与所述数据线交叉设置，每个所述像素对应两条扫描线，且两条扫描线形状互补对应放置；以及
主动开关，形成于所述显示区内，每个所述像素对应两个主动开关；两个主动开关的源极连接到同一数据线；漏极分别连接两条扫描线；
所述扫描线包括：
交汇扫描线段，位于所述扫描线与所述数据线的交汇处；
其它扫描线段，对应所述扫描线除所述交汇扫描线段的其余部分；
所述交汇扫描线段的宽度比所述其它扫描线段的宽度至少小于1.5倍。
可选的，所述其它扫描线段的包括：
第一扫描线段，与所述主动开关相连并和所述交汇扫描线段相连的扫描线段；
第二扫描线段，与所述第一扫描线段相连并且线宽大于所述交汇扫描线段的扫描线段；
第三扫描线段，与所述交汇扫描线段相连并且非第一扫描线段的扫描线段；以及
第四扫描线段，与所述第三扫描线段相连并且线宽大于所述交汇扫描线段的扫描线段。
可选的，所述第一扫描线段的线宽、所述第三扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第二扫描线段的线宽。
可选的，所述第一扫描线段的线宽、所述第二扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第三扫描线段的线宽。
可选的，所述第一扫描线段的线宽、所述第二扫描线段的线宽和所述第三扫描线段的线宽大于或等于所述第四扫描线段的线宽。
可选的，所述第二扫描线段的线宽、所述第三扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第一扫描线段的线宽。
可选的，所述第一扫描线段的线宽大于所述第二扫描线段的线宽和所述第四扫描线段的线宽；所述第二扫描线段的线宽等于所述第四扫描线段的线宽。
可选的，所述第一扫描线段的线宽与所述第二扫描线段的线宽、所述第三扫描线段的线宽和所述第四扫描线段的线宽均相等。
本申请由于通过在外围区的间隔单元设在凹部的对应位置，凹部的深度小于两倍的第二金属层的厚度，有效的改善显示面板的液晶盒厚均匀性，从而有效的改善显示面板亮度不均的现象，使得显示面板显示效果更好，进一步的提高了显示面板的显示品质；而且凹部的设置有效的对间隔单元进行限位，有效的避免间隔单元发生位移，保证了液晶盒内的液晶更好的进行工作，从而保证显示面板的颜色和亮度更加的均匀，进一步的提高了显示面板的显示效果，使得产品竞争力更好的得到提升。
附图说明
所包括的附图用来提供对本申请实施例的进一步的理解，其构成了说明书的一部分，用于例示本申请的实施方式，并与文字描述一起来阐释本申请的原理。显而易见地，下面描述中的附图仅仅是本申请的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动性的前提下，还可以根据这些附图获得其他的附图。在附图中：
图1是本申请其中一个实施例的双驱动扫描线的部分结构示意图；
图2是本申请其中一个实施例的双驱动扫描线结构示意图；
图3是本申请其中一个实施例的第二扫描线段的线宽较小结构示意图；
图4是本申请其中一个实施例的第三扫描线段的线宽较小结构示意图；
图5是本申请其中一个实施例的第四扫描线段的线宽较小结构示意图；
图6是本申请其中一个实施例的第一扫描线段的线宽较小结构示意图；
图7是本申请其中一个实施例的其它扫描线段的线宽均相等结构示意图；
图8是本申请其中一个实施例的实验统计表的比例不同对应的示意图；
图9是本申请其中一个实施例的关于扫描线段的线宽比例不同而对应的电性稳定性变化的失效模式分析的示意图。
本申请的实施方式
这里所公开的具体结构和功能细节仅仅是代表性的，并且是描述本申请的示例性实施例的目的。但是本申请可以通过许多替换形式来具体实现，并且不应当被解释成仅仅受限于这里所阐述的实施例。
在本申请的描述中，需要理解的是，术语“中心”、“横向”、“上”、“下”、“左”、“右”、“竖直”、“水平”、“顶”、“底”、“内”、“外”等指示的方位或位置关系为基于附图所示的方位或位置关系，仅是为了便于描述本申请和简化描述，而不是指示或暗示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作，因此不能理解为对本申请的限制。此外，术语“第一”、“第二”仅用于描述目的，而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量。由此，限定有“第一”、“第二”的特征可以明示或者隐含地包括一个或者更多个该特征。在本申请的描述中，除非另有说明，“多个”的含义是两个或两个以上。另外，术语“包括”及其任何变形，意图在于覆盖不排他的包含。
在本申请的描述中，需要说明的是，除非另有明确的规定和限定，术语“安装”、“相连”、“连接”应做广义理解，例如，可以是固定连接，也可以是可拆卸连接，或一体地连接；可以是机械连接，也可以是电连接；可以是直接相连，也可以通过中间媒介间接相连，可以是两个元件内部的连通。对于本领域的普通技术人员而言，可以具体情况理解上述术语在本申请中的具体含义。
这里所使用的术语仅仅是为了描述具体实施例而不意图限制示例性实施例。除非上下文明确地另有所指，否则这里所使用的单数形式“一个”、“一项”还意图包括复数。还应当理解的是，这里所使用的术语“包括”和/或“包含”规定所陈述的特征、整数、步骤、操作、单元和/或组件的存在，而不排除存在或添加一个或更多其他特征、整数、步骤、操作、单元、组件和/或其组合。
在图中，结构相似的单元是以相同标号表示。
如图1至图9所示，实施例进一步详细描述本申请的阵列基板和显示面板。
一种阵列基板，包括：
显示区110，形成于阵列基板100上；
多个像素120，形成于显示区110内；
数据线111，形成于显示区110内，每个像素120对应一条数据线111；
扫描线112，形成于显示区110内，与数据线111交叉设置，每个像素120对应两条扫描线112，且两条扫描线112形状互补对应放置；以及
主动开关113，形成于显示区110内，每个像素120对应两个主动开关113；两个主动开关113的源极121连接到同一数据线111；漏极122分别连接两条扫描线112；
扫描线112包括：
交汇扫描线段210，位于扫描线112与数据线111的交汇处；
其它扫描线段，对应扫描线112除交汇扫描线段210的其余部分；
交汇扫描线段210的宽度比其它扫描线段的宽度至少小于1.5倍。
本方案中，由于TFT-LCD(Thin Film Transistor-Liquid Crystal Display,薄膜晶体管液晶显示器)中的设计没有明确定义显示区110内双驱动扫描线路的交汇扫描线段210的位置与扫描线段的位置的线宽比例关系，使得生产出的产品会出现一系列缺陷，影响良率。因此，本方案通过一些实验设计及验证结果得出：针对同一条扫描主线上，其中，交汇扫描线段210的宽度比其它扫描线段的宽度至少小于1.5倍，这样就可以避免其它扫描线段的断线影响产品的良率，还可以避免因其它扫描线段的宽度太小而产生的阻抗过大和信号均一变差的情况，而且产品扫描线的宽度比例设计不影响PH曝光能力；同时可以避免因交汇扫描线段210的宽度太大导致的寄生电容增加、信号传递干扰严重等情况，从而提高产品良率。
在一实施例中，其它扫描线段112的包括：与主动开关113相连并和交汇扫描线段210相连的扫描线段为第一扫描线段220；与第一扫描线段220相连并且线宽大于交汇扫描线段210的扫描线段为第二扫描线段230；与交汇扫描线段210相连并且非第一扫描线段220的扫描线段为第三扫描线段240；以及与第三扫描线段240相连并且线宽大于交汇扫描线段210的扫描线段为第四扫描线段250。
在一实施例中，两条扫描线112放置后构成形状为矩形。
在一实施例中，第一扫描线段220的线宽、第三扫描线段240的线宽和第四扫描线段250的线宽大于或等于第二扫描线段230的线宽。
本方案中，由于其它扫描线段的宽度比交汇扫描线段210的宽度至少大1.5倍，那么可以将第一扫描线段220的线宽、第三扫描线段240的线宽和第四扫描线段250的线宽设计为大于或等于第二扫描线段230的线宽，这样可以避免因交汇扫描线段210的宽度太大导致的寄生电容增加、信号传递干扰严重等情况，从而提高产品良率。
在一实施例中，第一扫描线段220的线宽、第二扫描线段230的线宽和第四扫描线段250的线宽大于或等于第三扫描线段240的线宽。
本方案中，由于其它扫描线段的宽度比交汇扫描线段210的宽度至少大1.5倍，那么可以将第一扫描线段220的线宽、第二扫描线段230的线宽和第四扫描线段250的线宽设计为大于或等于第三扫描线段240的线宽，这样可以避免因交汇扫描线段210的宽度太大导致的寄生电容增加、信号传递干扰严重等情况，从而提高产品良率。
在一实施例中，第一扫描线段220的线宽、第二扫描线段230的线宽和第三扫描线段240的线宽大于或等于第四扫描线段250的线宽。
本方案中，由于其它扫描线段的宽度比交汇扫描线段210的宽度至少大1.5倍，那么可 以将第一扫描线段220的线宽、第二扫描线段230的线宽和第三扫描线段240的线宽设计为大于或等于第四扫描线段250的线宽，这样可以避免因交汇扫描线段210的宽度太大导致的寄生电容增加、信号传递干扰严重等情况，从而提高产品良率。
在一实施例中，第二扫描线段230的线宽、第三扫描线段240的线宽和第四扫描线段250的线宽大于或等于第一扫描线段220的线宽。
本方案中，由于其它扫描线段的宽度比交汇扫描线段210的宽度至少大1.5倍，那么可以将第二扫描线段230的线宽、第三扫描线段240的线宽和第四扫描线段250的线宽设计为大于或等于第一扫描线段220的线宽，这样可以避免因交汇扫描线段210的宽度太大导致的寄生电容增加、信号传递干扰严重等情况，从而提高产品良率。
在一实施例中，第一扫描线段220的线宽大于第二扫描线段230的线宽和第四扫描线段250的线宽。
本方案中，由于两条扫描线是并列放置的，两条扫描线放置后构成矩形，其中，第一扫描线段220和第三扫描线段240形状互补并位置对应，第二扫描线段230和第四扫描线段250形状互补并位置对应，但考虑到只有第一扫描线段220内安装主动开关113，那么第一扫描线段220具备一定的宽度来足够容纳主动开关113，而其它扫描线段不考虑此因素，因此本方案将除交汇扫描线段210外的扫描线段中，第一扫描线段220的线宽设计为最大，相应的第三扫描线段240的线宽最小，第二扫描线段230的线宽和第四扫描线段250的线宽设计为比第三扫描线段240的线宽大，并且比第一扫描线段220的线宽小就可。
在一实施例中，第二扫描线段230的线宽等于第四扫描线段250的线宽。
本方案中，由于第二扫描线段230的线宽和第四扫描线段250的线宽的设计只满足比交汇扫描线段210的宽度至少大1.5倍就可以，考虑到该两段的线宽之和为定值，并且扫描线的线宽与阻抗成反比，而阻抗大会使信号均一性变差，因此，为保证第二扫描线段230和第四扫描线段250的信号均一性一致，本方案将二扫描线段的线宽和第四扫描线段250的线宽的设计为相等，从而保证产品的良率。
在一实施例中，第一扫描线段220的线宽与第二扫描线段230的线宽、第三扫描线段240的线宽和第四扫描线段250的线宽均相等。
本方案中，由于第一扫描线段220的线宽与第二扫描线段230的线宽之和为定值，第三扫描线段240的线宽与第四扫描线段250的线宽之和为定值，考虑到扫描线的线宽与阻抗成反比，而阻抗大会使信号均一性变差，因此，为保证扫描线的信号均一性一致，本方案将第一扫描线段220的线宽与第二扫描线段230的线宽、第三扫描线段240的线宽和第四扫描线段250的线宽设计为均相等，从而保证产品的良率。
在一实施例中，如图8和图9所示，公开了其它扫描线段与交汇扫描线段210的宽度比 的实验数据统计表，可以看出，当比值大于1.5时的摆动范围要小于比值小于1.5时的摆动范围，更稳定。
如图3所示，公开了一种阵列基板，包括：
显示区110，形成于阵列基板100上；
多个像素120，形成于显示区110内；
数据线111，形成于显示区110内，每个像素120对应一条数据线111；
扫描线112，形成于显示区110内，与数据线111交叉设置，每个像素120对应两条扫描线112，且两条扫描线112形状互补对应放置，两条扫描线112放置后构成形状为矩形；以及
主动开关113，形成于显示区110内，每个像素120对应两个主动开关113；两个主动开关113的源极121连接到同一数据线111；漏极122分别连接两条扫描线112；
扫描线112包括：
交汇扫描线段210，位于扫描线112与数据线111的交汇处；
其它扫描线段，对应扫描线112除交汇扫描线段210的其余部分；
交汇扫描线段210的宽度比其它扫描线段的宽度至少小于1.5倍；
其它扫描线段12的分类命名为：与主动开关113相连并和交汇扫描线段210相连的扫描线段为第一扫描线段220；与第一扫描线段220相连并且线宽大于交汇扫描线段210的扫描线段为第二扫描线段230；与交汇扫描线段210相连并且非第一扫描线段220的扫描线段为第三扫描线段240；以及与第三扫描线段240相连并且线宽大于交汇扫描线段210的扫描线段为第四扫描线段250；
第一扫描线段220的线宽、第二扫描线段230的线宽和第四扫描线段250的线宽大于或等于第三扫描线段240的线宽；
第一扫描线段220的线宽大于第二扫描线段230的线宽和第四扫描线段250的线宽；
第二扫描线段230的线宽等于第四扫描线段250的线宽。
本方案中，由于TFT-LCD(Thin Film Transistor-Liquid Crystal Display,薄膜晶体管液晶显示器)中的设计没有明确定义显示区110内双驱动扫描线路的交汇扫描线段210的位置与扫描线段的位置的线宽比例关系，使得生产出的产品会出现一系列缺陷，影响良率。因此，本方案通过一些实验设计及验证结果得出：针对同一条扫描主线上，其中，交汇扫描线段210的宽度比其它扫描线段的宽度至少小于1.5倍，这样就可以避免其它扫描线段的断线影响产品的良率，还可以避免因其它扫描线段的宽度太小而产生的阻抗过大和信号均一变差的情况，而且产品扫描线的宽度比例设计不影响PH曝光能力；同时可以避免因交汇扫描线段210的宽度太大导致的寄生电容增加、信号传递干扰严重等情况，从而提高产品良率；由于 其它扫描线段的宽度比交汇扫描线段210的宽度至少大1.5倍，那么可以将第一扫描线段220的线宽、第二扫描线段230的线宽和第四扫描线段250的线宽设计为大于或等于第三扫描线段240的线宽，这样可以避免因交汇扫描线段210的宽度太大导致的寄生电容增加、信号传递干扰严重等情况，从而提高产品良率；由于两条扫描线是并列放置的，两条扫描线放置后构成矩形，其中，第一扫描线段220和第三扫描线段240形状互补并位置对应，第二扫描线段230和第四扫描线段250形状互补并位置对应，但考虑到只有第一扫描线段220内安装主动开关113，那么第一扫描线段220具备一定的宽度来足够容纳主动开关113，而其它扫描线段不考虑此因素，因此本方案将除交汇扫描线段210外的扫描线段中，第一扫描线段220的线宽设计为最大，相应的第三扫描线段240的线宽最小，第二扫描线段230的线宽和第四扫描线段250的线宽设计为比第三扫描线段240的线宽大，并且比第一扫描线段220的线宽小就可；由于第二扫描线段230的线宽和第四扫描线段250的线宽的设计只满足比交汇扫描线段210的宽度至少大1.5倍就可以，考虑到该两段的线宽之和为定值，并且扫描线的线宽与阻抗成反比，而阻抗大会使信号均一性变差，因此，为保证第二扫描线段230和第四扫描线段250的信号均一性一致，本方案将二扫描线段的线宽和第四扫描线段250的线宽的设计为相等，从而保证产品的良率。
如图1至图9所示，公开了一种显示面板，包括阵列基板100。
以上内容是结合具体的可选的实施方式对本申请所作的进一步详细说明，不能认定本申请的具体实施只局限于这些说明。对于本申请所属技术领域的普通技术人员来说，在不脱离本申请构思的前提下，还可以做出若干简单推演或替换，都应当视为属于本申请的保护范围。

Claims (17)

  1. 一种阵列基板，包括：
    显示区，形成于所述阵列基板上；
    多个像素，形成于所述显示区内；
    数据线，形成于所述显示区内，每个所述像素对应一条数据线；
    扫描线，形成于所述显示区内，与所述数据线交叉设置，每个所述像素对应两条扫描线，且两条扫描线形状互补对应放置；
    主动开关，形成于所述显示区内，每个所述像素对应两个主动开关；两个主动开关的源极连接到同一数据线；漏极分别连接两条扫描线；
    所述扫描线包括：
    交汇扫描线段，位于所述扫描线与所述数据线的交汇处；以及
    其它扫描线段，对应所述扫描线除所述交汇扫描线段的其余部分；
    所述交汇扫描线段的宽度比所述其它扫描线段的宽度至少小于1.5倍。
  2. 如权利要求1所述的阵列基板，其中，所述其它扫描线段的包括：
    第一扫描线段，与所述主动开关相连并和所述交汇扫描线段相连的扫描线段；
    第二扫描线段，与所述第一扫描线段相连并且线宽大于所述交汇扫描线段的扫描线段；
    第三扫描线段，与所述交汇扫描线段相连并且非第一扫描线段的扫描线段；以及
    第四扫描线段，与所述第三扫描线段相连并且线宽大于所述交汇扫描线段的扫描线段。
  3. 如权利要求2所述的阵列基板，其中，所述第一扫描线段的线宽、所述第三扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第二扫描线段的线宽。
  4. 如权利要求2所述的阵列基板，其中，所述第一扫描线段的线宽、所述第二扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第三扫描线段的线宽。
  5. 如权利要求2所述的阵列基板，其中，所述第一扫描线段的线宽、所述第二扫描线段的线宽和所述第三扫描线段的线宽大于或等于所述第四扫描线段的线宽。
  6. 如权利要求2所述的阵列基板，其中，所述第二扫描线段的线宽、所述第三扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第一扫描线段的线宽。
  7. 如权利要求4所述的阵列基板，其中，所述第一扫描线段的线宽大于所述第二扫描线段的线宽和所述第四扫描线段的线宽；所述第二扫描线段的线宽等于所述第四扫描线段的线宽。
  8. 如权利要求2述的阵列基板，其中，所述第一扫描线段的线宽与所述第二扫描线段的线宽、所述第三扫描线段的线宽和所述第四扫描线段的线宽均相等。
  9. 一种阵列基板，包括：
    显示区，形成于所述阵列基板上；
    多个像素，形成于所述显示区内；
    数据线，形成于所述显示区内，每个像素对应一条数据线；
    扫描线，形成于所述显示区内，与数据线交叉设置，每个像素对应两条扫描线，且两条扫描线形状互补对应放置；
    主动开关，形成于所述显示区内，每个像素对应两个主动开关；两个主动开关的源极连接到同一数据线；漏极分别连接两条扫描线；
    所述扫描线包括：
    交汇扫描线段，位于所述扫描线与所述数据线的交汇处；以及
    其它扫描线段，对应所述扫描线除所述交汇扫描线段的其余部分；
    所述交汇扫描线段的宽度比所述其它扫描线段的宽度至少小于1.5倍；
    所述其它扫描线段的分类命名为：与所述主动开关相连并和所述交汇扫描线段相连的扫描线段为第一扫描线段；与所述第一扫描线段相连并且线宽大于所述交汇扫描线段的扫描线段为第二扫描线段；与所述交汇扫描线段相连并且非第一扫描线段的扫描线段为第三扫描线段；与所述第三扫描线段相连并且线宽大于所述交汇扫描线段的扫描线段为第四扫描线段；
    所述第一扫描线段的线宽、所述第二扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第三扫描线段的线宽；
    所述第一扫描线段的线宽大于所述第二扫描线段的线宽和所述第四扫描线段的线宽；
    所述第二扫描线段的线宽等于所述第四扫描线段的线宽。
  10. 一种显示面板，包括阵列基板，所述阵列基板包括：
    显示区，形成于所述阵列基板上；
    多个像素，形成于所述显示区内；
    数据线，形成于所述显示区内，每个所述像素对应一条数据线；
    扫描线，形成于所述显示区内，与所述数据线交叉设置，每个所述像素对应两条扫描线，且两条扫描线形状互补对应放置；
    主动开关，形成于所述显示区内，每个所述像素对应两个主动开关；两个主动开关的源极连接到同一数据线；漏极分别连接两条扫描线；
    所述扫描线包括：
    交汇扫描线段，位于所述扫描线与所述数据线的交汇处；以及
    其它扫描线段，对应所述扫描线除所述交汇扫描线段的其余部分；
    所述交汇扫描线段的宽度比所述其它扫描线段的宽度至少小于1.5倍。
  11. 如权利要求10所述的一种显示面板，其中，所述其它扫描线段的包括：
    第一扫描线段，与所述主动开关相连并和所述交汇扫描线段相连的扫描线段；
    第二扫描线段，与所述第一扫描线段相连并且线宽大于所述交汇扫描线段的扫描线段；
    第三扫描线段，与所述交汇扫描线段相连并且非第一扫描线段的扫描线段；以及
    第四扫描线段，与所述第三扫描线段相连并且线宽大于所述交汇扫描线段的扫描线段。
  12. 如权利要求11所述的一种显示面板，其中，所述第一扫描线段的线宽、所述第三扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第二扫描线段的线宽。
  13. 如权利要求11所述的一种显示面板，其中，所述第一扫描线段的线宽、所述第二扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第三扫描线段的线宽。
  14. 如权利要求11所述的一种显示面板，其中，所述第一扫描线段的线宽、所述第二扫描线段的线宽和所述第三扫描线段的线宽大于或等于所述第四扫描线段的线宽。
  15. 如权利要求11所述的一种显示面板，其中，所述第二扫描线段的线宽、所述第三扫描线段的线宽和所述第四扫描线段的线宽大于或等于所述第一扫描线段的线宽。
  16. 如权利要求13所述的一种显示面板，其中，所述第一扫描线段的线宽大于所述第二扫描线段的线宽和所述第四扫描线段的线宽；所述第二扫描线段的线宽等于所述第四扫描线段的线宽。
  17. 如权利要求11述的一种显示面板，其中，所述第一扫描线段的线宽与所述第二扫描线段的线宽、所述第三扫描线段的线宽和所述第四扫描线段的线宽均相等。
PCT/CN2018/116620 2018-11-14 2018-11-21 一种阵列基板和显示面板 WO2020097960A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/349,987 US11307470B2 (en) 2018-11-14 2018-11-21 Array substrate and display panel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201811350593.9 2018-11-14
CN201811350593.9A CN109407433B (zh) 2018-11-14 2018-11-14 一种阵列基板和显示面板

Publications (1)

Publication Number Publication Date
WO2020097960A1 true WO2020097960A1 (zh) 2020-05-22

Family

ID=65473275

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/116620 WO2020097960A1 (zh) 2018-11-14 2018-11-21 一种阵列基板和显示面板

Country Status (3)

Country Link
US (1) US11307470B2 (zh)
CN (1) CN109407433B (zh)
WO (1) WO2020097960A1 (zh)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060038175A1 (en) * 2003-08-29 2006-02-23 Han-Chung Lai Pixel structure
US20090213290A1 (en) * 2008-02-26 2009-08-27 Hitachi Displays, Ltd. Liquid crystal display device
CN202142534U (zh) * 2011-08-10 2012-02-08 北京京东方光电科技有限公司 阵列基板、液晶面板及显示设备
CN102508386A (zh) * 2011-11-28 2012-06-20 深圳市华星光电技术有限公司 液晶显示器
CN104865763A (zh) * 2015-06-12 2015-08-26 深圳市华星光电技术有限公司 阵列基板

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101216649A (zh) * 2008-01-10 2008-07-09 京东方科技集团股份有限公司 液晶显示装置阵列基板及驱动方法
CN104880871B (zh) * 2015-06-23 2018-05-11 合肥鑫晟光电科技有限公司 显示面板和显示装置
CN105489610A (zh) * 2015-11-25 2016-04-13 昆山龙腾光电有限公司 薄膜晶体管阵列基板及显示面板和显示装置
KR102523911B1 (ko) * 2016-02-05 2023-04-20 삼성디스플레이 주식회사 표시 장치
CN206248976U (zh) * 2016-12-05 2017-06-13 京东方科技集团股份有限公司 阵列基板和显示装置
CN106950771B (zh) * 2017-03-31 2019-12-24 京东方科技集团股份有限公司 一种阵列基板、显示面板及显示装置
CN107145018B (zh) * 2017-06-01 2020-09-01 昆山龙腾光电股份有限公司 像素排列单元、像素排列结构和显示面板
CN108363253B (zh) * 2018-02-09 2020-12-22 京东方科技集团股份有限公司 阵列基板及其驱动方法和制造方法
CN109164654B (zh) * 2018-09-27 2021-10-22 京东方科技集团股份有限公司 一种阵列基板及其制作方法、显示装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060038175A1 (en) * 2003-08-29 2006-02-23 Han-Chung Lai Pixel structure
US20090213290A1 (en) * 2008-02-26 2009-08-27 Hitachi Displays, Ltd. Liquid crystal display device
CN202142534U (zh) * 2011-08-10 2012-02-08 北京京东方光电科技有限公司 阵列基板、液晶面板及显示设备
CN102508386A (zh) * 2011-11-28 2012-06-20 深圳市华星光电技术有限公司 液晶显示器
CN104865763A (zh) * 2015-06-12 2015-08-26 深圳市华星光电技术有限公司 阵列基板

Also Published As

Publication number Publication date
CN109407433B (zh) 2021-04-02
US20210356825A1 (en) 2021-11-18
CN109407433A (zh) 2019-03-01
US11307470B2 (en) 2022-04-19

Similar Documents

Publication Publication Date Title
KR102033263B1 (ko) Va형 coa 액정 디스플레이 패널
KR102249284B1 (ko) 액정 표시 장치
JP2006330634A (ja) 液晶表示装置
US6839112B2 (en) Liquid crystal display
US20200041851A1 (en) Array substrate, display panel and display device
US8355090B2 (en) Liquid crystal display having reduced kickback effect
JP6902110B2 (ja) アレイ基板構造及びアレイ基板の製造方法
WO2018152864A1 (zh) 像素结构、阵列基板和液晶显示面板
WO2016202057A1 (zh) 阵列基板母板及其制作方法
US11205727B2 (en) Array substrate and display panel
WO2020228168A1 (zh) 阵列基板及其制作方法
US20190229130A1 (en) Array substrate, liquid crystal display panel and display device
WO2020124896A1 (zh) 液晶显示面板
US20240280865A1 (en) Display panel and display device
CN110888279A (zh) 液晶显示面板
WO2020098022A1 (zh) 一种显示面板的制程方法、显示面板及显示装置
US20140036207A1 (en) Liquid crystal display panel
CN107450245B (zh) 阵列基板及显示面板
WO2021098411A1 (zh) 薄膜晶体管、阵列基板以及显示装置
KR20040077017A (ko) 액정 표시 장치
US11281061B2 (en) Display panel, method for manufacturing display panel, and display device
CN109270751B (zh) 阵列基板及液晶显示面板
WO2020107504A1 (zh) 显示面板和显示装置
WO2020097960A1 (zh) 一种阵列基板和显示面板
WO2016090657A1 (zh) 液晶显示器及其阵列基板

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18940195

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 01.09.2021)

122 Ep: pct application non-entry in european phase

Ref document number: 18940195

Country of ref document: EP

Kind code of ref document: A1