WO2020054811A1 - ウェーハの鏡面面取り方法、ウェーハの製造方法、及びウェーハ - Google Patents
ウェーハの鏡面面取り方法、ウェーハの製造方法、及びウェーハ Download PDFInfo
- Publication number
- WO2020054811A1 WO2020054811A1 PCT/JP2019/035936 JP2019035936W WO2020054811A1 WO 2020054811 A1 WO2020054811 A1 WO 2020054811A1 JP 2019035936 W JP2019035936 W JP 2019035936W WO 2020054811 A1 WO2020054811 A1 WO 2020054811A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- wafer
- polishing pad
- angle
- mirror
- chamfering
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B9/00—Machines or devices designed for grinding edges or bevels on work or for removing burrs; Accessories therefor
- B24B9/02—Machines or devices designed for grinding edges or bevels on work or for removing burrs; Accessories therefor characterised by a special design with respect to properties of materials specific to articles to be ground
- B24B9/06—Machines or devices designed for grinding edges or bevels on work or for removing burrs; Accessories therefor characterised by a special design with respect to properties of materials specific to articles to be ground of non-metallic inorganic material, e.g. stone, ceramics, porcelain
- B24B9/065—Machines or devices designed for grinding edges or bevels on work or for removing burrs; Accessories therefor characterised by a special design with respect to properties of materials specific to articles to be ground of non-metallic inorganic material, e.g. stone, ceramics, porcelain of thin, brittle parts, e.g. semiconductors, wafers
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B37/00—Lapping machines or devices; Accessories
- B24B37/04—Lapping machines or devices; Accessories designed for working plane surfaces
- B24B37/07—Lapping machines or devices; Accessories designed for working plane surfaces characterised by the movement of the work or lapping tool
- B24B37/08—Lapping machines or devices; Accessories designed for working plane surfaces characterised by the movement of the work or lapping tool for double side lapping
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B37/00—Lapping machines or devices; Accessories
- B24B37/11—Lapping tools
- B24B37/20—Lapping pads for working plane surfaces
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/12—Preparing bulk and homogeneous wafers
- H10P90/123—Preparing bulk and homogeneous wafers by grinding or lapping
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/12—Preparing bulk and homogeneous wafers
- H10P90/128—Preparing bulk and homogeneous wafers by edge treatment, e.g. chamfering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/12—Preparing bulk and homogeneous wafers
- H10P90/129—Preparing bulk and homogeneous wafers by polishing
Definitions
- the present invention relates to a method for mirror-beveling a wafer, a method for manufacturing a wafer, and a wafer.
- chamfering is a process of forming a chamfered surface at the peripheral portion of the wafer using a grinding wheel or the like
- mirror chamfering is a chamfered surface formed by chamfering using a polishing pad. Is a process of mirror polishing.
- mirror-chamfered wafers are chamfered by the following method. That is, the angle between the main surface of the polishing pad and the main surface of the wafer is about 45 ° with respect to the chamfered surface of the wafer so that the angle between the main surface of the wafer and the chamfered surface is about 22 °. A polishing pad is pressed against the surface so that the mirror surface is chamfered.
- the gist configuration of the present invention for solving the above problems is as follows.
- polishing pad mounting jig and using a wafer mirror-beveling device comprising: The angle between the inclined surface of the polishing pad mounting jig and the main surface of the wafer is matched with the angle ⁇ , and the polishing pad is always brought into contact with the chamfered surface of the wafer rotated by the stage.
- a stage capable of holding the wafer by suction, and a polishing pad attached to an inclined surface inclined with respect to the main surface of the wafer, and capable of swinging along the inclined surface.
- a pad mounting jig, and a mirror chamfering device for a wafer comprising: The angle between the inclined surface of the polishing pad mounting jig and the main surface of the wafer is matched with the angle ⁇ , and the polishing pad is always brought into contact with the chamfered surface of the wafer held on the stage.
- the wafer according to any one of the above (1) to (3), wherein the polishing pad mounting jig is moved along the circumferential direction of the wafer while swinging along the inclined surface in a state where the polishing pad is attached.
- a wafer manufacturing method comprising mirror-beveling the wafer by using the wafer mirror-beveling method according to any one of the above (1) to (7).
- a wafer wherein the amount of angular burrs between the front surface and the chamfer boundary and / or the amount of angular burrs between the back surface and the chamfer boundary is 180 ⁇ m or more.
- the present invention it is possible to obtain a wafer in which the corner burrs at the boundary between the main surface and the chamfered surface of the wafer are suppressed.
- FIG. 1 is a schematic diagram of a wafer mirror-beveling apparatus 100 that can be used in a wafer mirror-beveling method according to an embodiment of the present invention. It is an enlarged view of the part I of FIG. 2A. It is a figure explaining the method of quantifying a corner burr. It is a figure explaining the method of quantifying a corner burr.
- the peripheral portion of the wafer has an end surface E perpendicular to the main surface M1 on the front surface side and the main surface M2 on the back surface of the wafer, and a main surface M1 on the front surface side of the wafer.
- An upper surface chamfer C1 connecting the end surface E and a lower surface chamfer C2 connecting the main surface M2 on the back surface side of the wafer and the end surface E are provided.
- the wafer having the shape shown in FIG. 1 can be obtained by, for example, chamfering a wafer cut from a single crystal ingot and then performing double-side polishing.
- ⁇ 1 is an angle between the main surface M1 on the front surface side of the wafer and the upper surface chamfered surface C1 (hereinafter, referred to as “upper surface chamfer angle”).
- ⁇ 2 is an angle between the main surface M2 on the back surface side of the wafer and the lower surface chamfered surface C2 (hereinafter, referred to as “lower surface chamfer angle”). That is, in the present specification, of the angle ⁇ between the main surface of the wafer and the chamfered surface, the front surface is defined as ⁇ 1 and the rear surface is defined as ⁇ 2.
- the target values of ⁇ 1 and ⁇ 2 can be set to 22 ° or more and 26 ° or less.
- This target value is determined by the groove shape of a jig such as a chamfering foil used in chamfering.
- ⁇ 1 and ⁇ 2 of the wafer subjected to mirror polishing are deviated from the target value by ⁇ 1 ° due to abrasion of the groove of the jig, a polishing allowance in double-side polishing, and the like.
- the target values of ⁇ 1 and ⁇ 2 are more preferably set to 22 ° or more and 23 ° or less, and further preferably set to 22 °.
- ⁇ t is the thickness of the peripheral portion of the wafer, and can be set to 760 ⁇ m to 790 ⁇ m.
- A1 is a top width
- A2 is a bottom width
- both A1 and A2 can be set to 200 ⁇ m to 450 ⁇ m.
- B1 is the thickness of the upper surface
- B2 is the thickness of the lower surface
- both B1 and B2 can be set to 80 ⁇ m to 240 ⁇ m.
- R1 is the radius of curvature of the upper chamfer
- R2 is the radius of curvature of the lower chamfer
- both R1 and R2 can be set to 200 to 250 ⁇ m.
- BC is the length of the end face in the wafer thickness direction, and can be set to 300 ⁇ m to 600 ⁇ m. In FIG. 1, a wafer with BC ⁇ 0 has been described, but a wafer that can be subjected to the method for mirror-beveling a wafer according to the present embodiment may be a
- mirror chamfering apparatus 100 includes a stage 2 rotatable while sucking and holding wafer W, and a first polishing pad arranged at a position capable of contacting upper surface chamfering surface C1 of wafer W. 4, a second polishing pad 6 arranged at a position where it can come into contact with the lower surface chamfered surface C2 of the wafer W, and a slurry supply mechanism 8 for supplying slurry to the peripheral portion of the wafer W.
- the first polishing pad 4 is attached to the inclined surface 10A of the first polishing pad mounting jig 10.
- the first polishing pad mounting jig 10 can swing along the inclined surface 10A, and accordingly, the first polishing pad 4 also swings along the inclined surface 10A.
- the second polishing pad 6 is attached to the inclined surface 12A of the second polishing pad mounting jig 12.
- the second polishing pad mounting jig 12 can swing along the inclined surface 12A, and accordingly, the second polishing pad 6 also swings along the inclined surface 12A. Is possible.
- the first and second polishing pad mounting jigs 10 and 12 are arranged at positions facing each other across the wafer W when the mirror chamfering apparatus 100 is viewed in plan.
- the mechanism for swinging the first and second polishing pad mounting jigs 10 and 12 is not particularly limited, and for example, a slide mechanism driven by an air cylinder or a servomotor can be used.
- the polishing pad having these compression ratios is a polishing pad that is harder than a polishing pad (compression ratio: 9% or more) used in general mirror chamfering, and suppresses the overpolishing while reducing the upper and lower chamfered surfaces C1, C2. Of these, the portion closer to the end surface E side can be prevented from remaining without being polished.
- the material of such a polishing pad may be a general material, and for example, a nonwoven fabric made of polyurethane can be used.
- the thickness of the first and second polishing pads 4 and 5 can be 1.0 to 2.0 mm.
- the stage 2 does not contact the first and second polishing pad mounting jigs 10 and 12 and the first and second polishing pads 4 and 6 when the first and second polishing pad mounting jigs 10 and 12 swing.
- the diameter is reduced from the surface on the side adsorbed to the wafer W to the surface on the opposite side.
- the angle ⁇ formed between the side surface of the stage 2 and the surface of the stage 2 on which the wafer W is attracted to the wafer W be 20 ° or less.
- the diameter of the stage 2 on the surface to be attracted to the wafer W be smaller by 4 to 10 mm than the diameter of the wafer W.
- first polishing pad 4 is constantly brought into contact with upper surface chamfered surface C ⁇ b> 1 of wafer W
- second polishing pad 4 is brought into contact with lower surface chamfered surface C ⁇ b> 2 of wafer W.
- the polishing pad 6 With the polishing pad 6 always in contact, the first polishing pad mounting jig 10 is swung along the inclined surface 10A, and the second polishing pad mounting jig 12 is swung along the inclined surface 12A.
- the rotation speed of the wafer W can be 300 to 1500 rpm
- the magnitude of the load applied to the first and second polishing pad mounting jigs can be 30 to 60 N
- the swing speed is 1 to 8 mm. / sec.
- a known alkaline slurry containing colloidal silica can be used as the slurry.
- the angle ⁇ 1 between the main surface of the first polishing pad 4 and the main surface M1 on the front surface side of the wafer W in the above-described mirror chamfering is set to the angle of the wafer W.
- the angle ⁇ 2 between the main surface of the second polishing pad 6 and the main surface M2 on the back side of the wafer W is set to be equal to or less than the target value of the upper surface chamfering angle ⁇ 1 at the time of chamfering. It is important to set the lower surface chamfer angle ⁇ 2 at or below the target value.
- FIG. 2B shows an example of the magnitude relationship between ⁇ 1 and ⁇ 1, and ⁇ 1 is smaller than ⁇ 1.
- the angle ⁇ between the main surface of the polishing pad and the main surface of the wafer is set to be much larger than the target value at the time of chamfering the chamfering angle ⁇ . This is because if the angle ⁇ between the main surface of the polishing pad and the main surface of the wafer is too small, the central region of the wafer is over-polished by several hundred ⁇ m or more from the boundary between the main surface of the wafer and the chamfered surface. It was thought that it was. Indeed, according to the conventional method, overpolishing can be suppressed.
- the present inventors have found that in the conventional method, the amount of polishing at the boundary between the main surface and the chamfered surface of the wafer is insufficient, so that angular burrs are generated at this boundary.
- ⁇ " Square burr "in this specification can be quantified by the following method.
- the surface shape of the wafer is scanned along the radial direction using a known laser microscope. Specifically, the scan direction is set to the x-axis, the position 400 to 600 ⁇ m from the outer peripheral edge of the main surface of the wafer to the center side is set as the scan start point (the origin of the x coordinate), and 100 to the center from the outer peripheral edge of the wafer to the center side. The position of 300 ⁇ m is defined as the end point of the scan. Thereby, the contour curve (f (x)) shown in FIG. 3A is obtained. Next, a second-order differential curve (f ′′ (x)) shown in FIG.
- 3A is obtained by second-differentiating the contour curve (f (x)) with x using a known analysis method.
- the peak having the maximum depth hereinafter, referred to as “maximum peak”.
- the depth of the maximum peak is d
- the contour curve (f (x)) in the region of x1 ⁇ x ⁇ x2 is fitted with a circle, and the size of the radius of the fitted circle is used as an index of the corner burr.
- the radius (unit: ⁇ m) of the circle fitted by the method is referred to as the amount of angular burrs at the boundary between the back surface and the chamfer.
- the target values of the upper chamfer angle ⁇ 1 and the lower chamfer angle ⁇ 2 can be set to 22 ° or more and 26 ° or less, respectively.
- ⁇ 1 and ⁇ 2 are more preferably 22 ° or more and 23 ° or less, and further preferably 22 °.
- the amount of angular burrs at the boundary between the front surface and the chamfer can be 180 ⁇ m or more.
- the angle ⁇ 2 to 22 ° or less the amount of angular burrs at the boundary between the back surface and the chamfer can be 180 ⁇ m or more.
- the angle burr can be surely suppressed.
- the amount of angle burr between the front surface and the chamfer boundary can be made 200 ⁇ m or more.
- the angle burr can be surely suppressed.
- the amount of burr on the boundary between the back surface and the chamfer can be 200 ⁇ m or more.
- ESFQRmax “Edge Site Front least sQuares Range”in this specification is determined based on ESFQR (Edge Site Front least sQuares Range) specified in SEMI standard M67. Specifically, an annular area of 1 to 30 mm in the radial direction from the outer peripheral end of the wafer is divided into 72 sector-shaped sectors along the peripheral direction of the wafer. The sum of the absolute value of the maximum displacement on the plus side and the maximum displacement on the minus side from the reference plane obtained from the thickness distribution in each sector by the least squares method is defined as ESFQR in each sector. The largest of these ESFQRs is set to ESFQRmax.
- the amount of angular burrs between the front surface and the chamfering boundary can be made not less than 180 ⁇ m while the ESFQRmax is not more than 45 nm.
- the amount of angular burr between the front surface and the chamfer boundary can be not less than 200 ⁇ m while the ESFQRmax is not more than 45 nm.
- the amount of angular burrs at the boundary between the back surface and the chamfer can be not less than 180 ⁇ m while the ESFQRmax is not more than 45 nm.
- the amount of angular burrs at the boundary between the back surface and the chamfer can be set to 200 ⁇ m or more while keeping ESFQRmax at 45 nm or less.
- the mirror polishing method for a wafer according to the present invention has been described above by taking the present embodiment as an example. However, the present invention is not limited to this, and can be appropriately modified within the scope of the claims.
- a mirror chamfering of a wafer can be performed using a mirror chamfering apparatus described below. That is, a stage capable of holding the wafer by suction, a polishing pad attached to an inclined surface inclined with respect to the main surface of the wafer, and a polishing pad mounting jig that can swing along the inclined surface. Is used.
- the angle between the inclined surface of the polishing pad mounting jig and the main surface of the wafer is matched with the angle ⁇ between the main surface of the polishing pad and the main surface of the wafer, and the chamfered surface of the wafer held on the stage While the polishing pad is always in contact with the polishing pad, the polishing pad mounting jig is moved along the circumferential direction of the wafer while swinging along the inclined surface. That is, the mirror chamfering method differs from the chamfering method shown in FIG. 2A in that the polishing pad mounting jig is moved along the circumferential direction of the wafer while the wafer is fixed without rotating. Otherwise, the contents described with reference to FIG. 2A are used.
- the wafer manufacturing method includes mirror-beveling the wafer using the above-described wafer chamfering method. Specifically, first, a wafer is obtained by slicing a single crystal ingot. Next, the wafer is chamfered using a known chamfering grindstone to obtain a wafer having a chamfered surface. Next, known lapping and further etching are performed on the wafer on which the chamfered surface is formed. Next, the wafer is polished on both sides using a known double-side polishing apparatus. Next, using the above-described mirror chamfering method, the wafer is mirror-chamfered. Next, finish polishing of the wafer is performed using a known single-side polishing apparatus.
- the wafer is cleaned using a known cleaning method.
- a wafer is manufactured.
- the polishing amount is very small, the values of the angle burr between the front surface and the chamfer boundary, the angle burr between the back surface and the chamfer boundary, and the value of ESFQRmax do not change.
- first and second polishing pads nonwoven fabric made of polyurethane Compression rate of first and second polishing pads: 5% Thickness of first and second polishing pads: 1.5 mm
- corner burrs were evaluated by calculating the amount of corner burrs at the boundary between the front surface and the chamfer by the method described above.
- FIG. 4 shows the evaluation results.
- the scan starting point is set at a position of 400 ⁇ m from the outer peripheral edge of the front surface of the wafer to the center, and at a position of 100 ⁇ m toward the center from the outer peripheral edge of the wafer.
- the least squares method was used for fitting.
- the corner burr amount is 180 ⁇ m or more, and the corner burr can be suppressed.
- the corner burr amount is 200 ⁇ m or more, and the corner burr can be further suppressed.
- Inventive Example 4 although the amount of angular burrs was good, since the angle ⁇ 1 was too small, the ESFQRmax exceeded 45 nm, and overpolishing could not be suppressed to an allowable level. Note that corner burrs could be similarly suppressed on the back surface. Referring to FIG. 6, if the amount of angular burrs is larger than 230 ⁇ m, ESFQRmax becomes larger than 45 nm, which is not desirable. For this reason, it is preferable that the amount of angular burrs is 230 ⁇ m or less.
- the amount of angular burrs was less than 180 ⁇ m, so that 2 to 10 LPDs / wafer. This is due to the generation of dust during chucking.
- the number of LPDs was 1 / wafer, and dust generation was suppressed.
- the LPD was 0.1 to 0.7 / wafer, and dust generation was further suppressed.
- the present invention it is possible to obtain a wafer in which the corner burrs at the boundary between the main surface and the chamfered surface of the wafer are suppressed.
Landscapes
- Engineering & Computer Science (AREA)
- Mechanical Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Inorganic Chemistry (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Grinding And Polishing Of Tertiary Curved Surfaces And Surfaces With Complex Shapes (AREA)
Abstract
Description
(1)ウェーハの面取り面を研磨パッドで鏡面研磨するウェーハの鏡面面取り方法において、
前記研磨パッドの主面と前記ウェーハの主面とのなす角度αを、前記ウェーハの前記主面と前記面取り面とのなす角度θの、前記ウェーハの面取り時における狙い値以下とすることを特徴とするウェーハの鏡面面取り方法。
前記研磨パッド取付治具の前記傾斜面と前記ウェーハの前記主面とのなす角度を前記角度αと一致させ、かつ前記ステージによって回転された前記ウェーハの前記面取り面に前記研磨パッドを常に接触させた状態で、前記研磨パッド取付治具を前記傾斜面に沿って揺動させる、上記(1)~(3)のいずれか一つに記載のウェーハの鏡面面取り方法。
前記研磨パッド取付治具の前記傾斜面と前記ウェーハの前記主面とのなす角度を前記角度αと一致させ、かつ前記ステージに保持された前記ウェーハの前記面取り面に前記研磨パッドを常に接触させた状態で、前記研磨パッド取付治具を前記傾斜面に沿って揺動させつつ、前記ウェーハの周方向に沿って移動させる、上記(1)~(3)のいずれか一つに記載のウェーハの鏡面面取り方法。
単結晶シリコンインゴットから切り出した直径:300mmのシリコンウェーハに、面取り、ラッピング、エッチング、両面研磨をこの順で施して、図1に示す形状を有するシリコンウェーハを5枚得た。ここで、ウェーハの面取りでは、#2000レジン砥石を用いた面取り加工装置にてθ1およびθ2の狙い値を22°に設定した。また、t=776μm、A1=240μm、A2=240μm、B1=213μm、B2=213μm、BC=350μm、R1=230μm、R2=230μmであった。
α1,α2:22°
β:20°
第1,2の研磨パッドの種類:ポリウレタン製の不織布
第1,2の研磨パッドの圧縮率:5%
第1,2の研磨パッドの厚み:1.5mm
第1,2の研磨パッド取付治具の揺動速度:4mm/sec
荷重:37~40N
ウェーハの回転数:1300rpm
スラリーの種類:コロイダルシリカ
発明例1と同様の方法で、鏡面面取りに供するシリコンウェーハを5枚得た。α1=α2=21°として、各シリコンウェーハの鏡面面取りを行った以外、発明例1と同様である。
発明例1と同様の方法で、鏡面面取りに供するシリコンウェーハを5枚得た。α1=α2=20°として、各シリコンウェーハの鏡面面取りを行った以外、発明例1と同様である。
発明例1と同様の方法で、鏡面面取りに供するシリコンウェーハを5枚得た。α1=α2=19°として、各シリコンウェーハの鏡面面取りを行った以外、発明例1と同様である。
発明例1と同様の方法で、鏡面面取りに供するシリコンウェーハを5枚得た。α1=α2=30°として、各シリコンウェーハの鏡面面取りを行った以外、発明例1と同様である。
発明例1と同様の方法で、鏡面面取りに供するシリコンウェーハを5枚得た。α1=α2=25°として、各シリコンウェーハの鏡面面取りを行った以外、発明例1と同様である。
発明例1と同様の方法で、鏡面面取りに供するシリコンウェーハを5枚得た。α1=α2=23°として、各シリコンウェーハの鏡面面取りを行った以外、発明例1と同様である。
各発明例および比較例で得られた各シリコンウェーハに対して、以下の評価方法を用いて、角バリ、オーバーポリッシュ、及びLPD(Light Point Defect)を評価した。
記述の方法にて、おもて面と面取境界部の角バリ量(以下、「角バリ量」と略す。)を算出することによって角バリを評価した。図4に評価結果を示す。なお、レーザー顕微鏡には、キーエンス社製VK-X200を用いて、ウェーハのおもて面の外周端から中心側に400μmの位置をスキャンの始点とし、ウェーハの外周端から中心側に100μmの位置をスキャンの終点とした。また、フィッティングには最小二乗法を用いた。
平坦度測定装置(KLAテンコール社製:Wafersight 2)を用いて、各シリコンウェーハのESFQRを測定し、上述した方法でESFQRmaxを算出した。図5に測定結果を示す。
各発明例および比較例で得られた各シリコンウェーハをウェーハ搬送用ロボットハンドのウェーハチャックにて1000回チャック(強調評価)させた後、レーザーパーティクルカウンタ(KLA-Tencor社製、SP-3)を用いてDCOモードで測定し、35nm以上のサイズのLPDの数を求めた。
図4,5を参照して、比較例1~3では、角度α1を角度θ1の狙い値よりも大きく設定したので、ESFQRmaxは45nm以下に低減されており、オーバーポリッシュを抑制することができた。ところが、角バリ量は180μm未満となっており、角バリを抑制することはできなかった。一方で、発明例1~3では、角度α1を角度θ1の狙い値以下に設定したにもかかわらず、ESFQRmaxを45nm以下に低減することができており、オーバーポリッシュを許容レベルに抑制することができた。さらに、発明例1では、角バリ量は180μm以上であり、角バリを抑制することができ、発明例2,3では、角バリ量は200μm以上であり、角バリをより抑制することができた。なお、発明例4は、角バリ量は良好ではあるものの、角度α1を小さくしすぎたので、ESFQRmaxが45nmを超えており、オーバーポリッシュを許容レベルに抑制することができなかった。なお、裏面についても同様に角バリを抑制することができた。図6を参照して、角バリ量が230μmよりも大きいと、ESFQRmaxが45nmよりも大きくなり望ましくない。このため、角バリ量は230μm以下であることが好ましい。
M2 裏面側の主面
C1 上面取り面
C2 下面取り面
E 端面
θ1 上面取り角
θ2 下面取り角
100 鏡面面取り装置
2 ステージ
4 第1の研磨パッド
6 第2の研磨パッド
8 スラリー供給機構
10 第1の研磨パッド取付治具
10A 傾斜面
12 第2の研磨パッド取付治具
12A 傾斜面
α1 第1の研磨パッドの主面とウェーハのおもて面側の主面とのなす角度
α2 第2の研磨パッドの主面とウェーハの裏面側の主面とのなす角度
β ステージの側面とステージのウェーハに吸着する側の面とのなす角度
W ウェーハ
Claims (11)
- ウェーハの面取り面を研磨パッドで鏡面研磨するウェーハの鏡面面取り方法において、
前記研磨パッドの主面と前記ウェーハの主面とのなす角度αを、前記ウェーハの前記主面と前記面取り面とのなす角度θの、前記ウェーハの面取り時における狙い値以下とすることを特徴とするウェーハの鏡面面取り方法。 - 前記角度θの狙い値を22°以上26°以下とする、請求項1に記載のウェーハの鏡面面取り方法。
- 前記角度αを20°以上とする、請求項2に記載のウェーハの鏡面面取り方法。
- 前記ウェーハを吸着して保持しつつ回転可能なステージと、前記ウェーハの前記主面に対して傾斜した傾斜面に前記研磨パッドが貼付されており、かつ該傾斜面に沿って揺動可能な研磨パッド取付治具と、を備えるウェーハの鏡面面取り装置を用いて、
前記研磨パッド取付治具の前記傾斜面と前記ウェーハの前記主面とのなす角度を前記角度αと一致させ、かつ前記ステージによって回転された前記ウェーハの前記面取り面に前記研磨パッドを常に接触させた状態で、前記研磨パッド取付治具を前記傾斜面に沿って揺動させる、請求項1~3のいずれか一項に記載のウェーハの鏡面面取り方法。 - 前記ウェーハを吸着して保持可能なステージと、前記ウェーハの前記主面に対して傾斜した傾斜面に前記研磨パッドが貼付されており、かつ該傾斜面に沿って揺動可能な研磨パッド取付治具と、を備えるウェーハの鏡面面取り装置を用いて、
前記研磨パッド取付治具の前記傾斜面と前記ウェーハの前記主面とのなす角度を前記角度αと一致させ、かつ前記ステージに保持された前記ウェーハの前記面取り面に前記研磨パッドを常に接触させた状態で、前記研磨パッド取付治具を前記傾斜面に沿って揺動させつつ、前記ウェーハの周方向に沿って移動させる、請求項1~3のいずれか一項に記載のウェーハの鏡面面取り方法。 - 前記ステージの直径は、前記ウェーハに吸着する側の面から該面と反対側の面に向かって縮径する、請求項4または5に記載のウェーハの鏡面面取り方法。
- 前記ステージの側面と前記ステージの前記ウェーハに吸着する側の面とのなす角度が20°以下である、請求項6に記載のウェーハの鏡面面取り方法。
- 請求項1~7のいずれか一項に記載のウェーハの鏡面面取り方法を用いて、前記ウェーハを鏡面面取りすることを含むウェーハの製造方法。
- おもて面と面取境界部の角バリ量及び/又は裏面と面取境界部の角バリ量が180μm以上であることを特徴とするウェーハ。
- 前記おもて面と面取境界部の角バリ量及び/又は前記裏面と面取境界部の角バリ量が200μm以上である、請求項9に記載のウェーハ。
- ESFQRmaxが45nm以下である、請求項9または10に記載のウェーハ。
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201980026464.0A CN112218737B (zh) | 2018-09-14 | 2019-09-12 | 晶片的镜面倒角方法、晶片的制造方法及晶片 |
| CN202310474932.9A CN116330084B (zh) | 2018-09-14 | 2019-09-12 | 晶片的镜面倒角方法、晶片的制造方法及晶片 |
| JP2020546200A JP7047924B2 (ja) | 2018-09-14 | 2019-09-12 | ウェーハの鏡面面取り方法、ウェーハの製造方法、及びウェーハ |
| DE112019004610.1T DE112019004610T5 (de) | 2018-09-14 | 2019-09-12 | Waferhochglanzabschrägverfahren, verfahren zur herstellung von wafern und wafer |
| KR1020207031826A KR102444720B1 (ko) | 2018-09-14 | 2019-09-12 | 웨이퍼의 경면 모따기 방법, 웨이퍼의 제조 방법 및, 웨이퍼 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018172843 | 2018-09-14 | ||
| JP2018-172843 | 2018-09-14 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2020054811A1 true WO2020054811A1 (ja) | 2020-03-19 |
Family
ID=69773115
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2019/035936 Ceased WO2020054811A1 (ja) | 2018-09-14 | 2019-09-12 | ウェーハの鏡面面取り方法、ウェーハの製造方法、及びウェーハ |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US10971351B2 (ja) |
| JP (1) | JP7047924B2 (ja) |
| KR (1) | KR102444720B1 (ja) |
| CN (2) | CN112218737B (ja) |
| DE (1) | DE112019004610T5 (ja) |
| TW (1) | TWI715195B (ja) |
| WO (1) | WO2020054811A1 (ja) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6635088B2 (ja) * | 2017-04-24 | 2020-01-22 | 信越半導体株式会社 | シリコンウエーハの研磨方法 |
| EP3567138B1 (en) * | 2018-05-11 | 2020-03-25 | SiCrystal GmbH | Chamfered silicon carbide substrate and method of chamfering |
| EP3567139B1 (en) | 2018-05-11 | 2021-04-07 | SiCrystal GmbH | Chamfered silicon carbide substrate and method of chamfering |
| JP6939752B2 (ja) | 2018-11-19 | 2021-09-22 | 株式会社Sumco | シリコンウェーハのヘリカル面取り加工方法 |
| CN115056081B (zh) * | 2022-05-25 | 2023-03-24 | 北京大学长三角光电科学研究院 | 一种晶体微盘光学谐振腔制备设备及方法 |
| CN115985757A (zh) * | 2022-12-05 | 2023-04-18 | 杭州中欣晶圆半导体股份有限公司 | 改善8寸晶圆外延后倒角面多晶硅残留的方法 |
| EP4290554A3 (de) | 2023-10-26 | 2024-05-22 | Siltronic AG | Parametrisierung der rundung einer scheibe aus halbleitermaterial |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02301135A (ja) * | 1989-05-16 | 1990-12-13 | Toshiba Ceramics Co Ltd | ウェハ面取り部の研磨方法 |
| JPH1029142A (ja) * | 1996-07-15 | 1998-02-03 | Nitomatsuku Ii R Kk | 円盤状半導体ウェーハ面取部のミラー面取加工方法 |
| JP2000141190A (ja) * | 1998-11-11 | 2000-05-23 | Speedfam-Ipec Co Ltd | エッジポリッシング装置及びエッジポリッシング方法 |
| JP2002187050A (ja) * | 2000-12-21 | 2002-07-02 | Nikon Corp | 研磨装置、半導体ウェハの研磨方法、半導体デバイスの製造方法及び製造装置 |
| JP2009119537A (ja) * | 2007-11-12 | 2009-06-04 | Toshiba Corp | 基板処理方法及び基板処理装置 |
| WO2013168444A1 (ja) * | 2012-05-07 | 2013-11-14 | 信越半導体株式会社 | 円板形ワーク用外周研磨装置 |
| DE102013210057A1 (de) * | 2013-05-29 | 2014-12-04 | Siltronic Ag | Verfahren zur Politur der Kante einer Halbleiterscheibe |
| JP2016111116A (ja) * | 2014-12-04 | 2016-06-20 | 株式会社Sumco | 吸着チャック、面取り研磨装置、及び、シリコンウェーハの面取り研磨方法 |
| JP2017117915A (ja) * | 2015-12-24 | 2017-06-29 | 株式会社Sumco | シリコンウェーハの面取り方法、シリコンウェーハの製造方法およびシリコンウェーハ |
| WO2018037755A1 (ja) * | 2016-08-25 | 2018-03-01 | 信越半導体株式会社 | シリコン単結晶ウェーハの製造方法、シリコンエピタキシャルウェーハの製造方法、シリコン単結晶ウェーハ及びシリコンエピタキシャルウェーハ |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4826013B1 (ja) | 1970-01-16 | 1973-08-03 | ||
| JP2719855B2 (ja) * | 1991-05-24 | 1998-02-25 | 信越半導体株式会社 | ウエーハ外周の鏡面面取り装置 |
| JPH11188590A (ja) * | 1997-12-22 | 1999-07-13 | Speedfam Co Ltd | エッジポリッシング装置 |
| JP2001044084A (ja) * | 1999-07-30 | 2001-02-16 | Hitachi Cable Ltd | 半導体ウエハ |
| US6962521B2 (en) * | 2000-07-10 | 2005-11-08 | Shin-Etsu Handotai Co., Ltd. | Edge polished wafer, polishing cloth for edge polishing, and apparatus and method for edge polishing |
| JP3998170B2 (ja) * | 2001-02-22 | 2007-10-24 | 東海光学株式会社 | 眼鏡用レンズ及び同レンズの加工方法 |
| JP2004022677A (ja) * | 2002-06-13 | 2004-01-22 | Shin Etsu Handotai Co Ltd | 半導体ウエーハ |
| JP2007042748A (ja) | 2005-08-01 | 2007-02-15 | Hitachi Cable Ltd | 化合物半導体ウェハ |
| CN101599451B (zh) * | 2009-07-10 | 2013-08-07 | 上海新傲科技股份有限公司 | 对带有绝缘埋层的半导体衬底进行边缘倒角的方法 |
| CN201960416U (zh) * | 2010-12-10 | 2011-09-07 | 王现刚 | 一种晶片砣倒角装置 |
| JP6312976B2 (ja) * | 2012-06-12 | 2018-04-18 | Sumco Techxiv株式会社 | 半導体ウェーハの製造方法 |
| DE102013218880A1 (de) * | 2012-11-20 | 2014-05-22 | Siltronic Ag | Verfahren zum Polieren einer Halbleiterscheibe, umfassend das gleichzeitige Polieren einer Vorderseite und einer Rückseite einer Substratscheibe |
| JP6071611B2 (ja) * | 2013-02-13 | 2017-02-01 | Mipox株式会社 | オリエンテーションフラット等切り欠き部を有する、結晶材料から成るウエハの周縁を、研磨テープを使用して研磨することにより円形ウエハを製造する方法 |
| JP6045542B2 (ja) * | 2014-09-11 | 2016-12-14 | 信越半導体株式会社 | 半導体ウェーハの加工方法、貼り合わせウェーハの製造方法、及びエピタキシャルウェーハの製造方法 |
| DE102015224933A1 (de) | 2015-12-11 | 2017-06-14 | Siltronic Ag | Monokristalline Halbleiterscheibe und Verfahren zur Herstellung einer Halbleiterscheibe |
| JP6128198B1 (ja) * | 2015-12-22 | 2017-05-17 | 株式会社Sumco | ウェーハの両面研磨方法及びこれを用いたエピタキシャルウェーハの製造方法 |
| JP6635088B2 (ja) * | 2017-04-24 | 2020-01-22 | 信越半導体株式会社 | シリコンウエーハの研磨方法 |
| EP3567138B1 (en) * | 2018-05-11 | 2020-03-25 | SiCrystal GmbH | Chamfered silicon carbide substrate and method of chamfering |
-
2019
- 2019-09-12 DE DE112019004610.1T patent/DE112019004610T5/de active Pending
- 2019-09-12 WO PCT/JP2019/035936 patent/WO2020054811A1/ja not_active Ceased
- 2019-09-12 JP JP2020546200A patent/JP7047924B2/ja active Active
- 2019-09-12 KR KR1020207031826A patent/KR102444720B1/ko active Active
- 2019-09-12 CN CN201980026464.0A patent/CN112218737B/zh active Active
- 2019-09-12 CN CN202310474932.9A patent/CN116330084B/zh active Active
- 2019-09-13 US US16/570,061 patent/US10971351B2/en active Active
- 2019-09-16 TW TW108133202A patent/TWI715195B/zh active
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02301135A (ja) * | 1989-05-16 | 1990-12-13 | Toshiba Ceramics Co Ltd | ウェハ面取り部の研磨方法 |
| JPH1029142A (ja) * | 1996-07-15 | 1998-02-03 | Nitomatsuku Ii R Kk | 円盤状半導体ウェーハ面取部のミラー面取加工方法 |
| JP2000141190A (ja) * | 1998-11-11 | 2000-05-23 | Speedfam-Ipec Co Ltd | エッジポリッシング装置及びエッジポリッシング方法 |
| JP2002187050A (ja) * | 2000-12-21 | 2002-07-02 | Nikon Corp | 研磨装置、半導体ウェハの研磨方法、半導体デバイスの製造方法及び製造装置 |
| JP2009119537A (ja) * | 2007-11-12 | 2009-06-04 | Toshiba Corp | 基板処理方法及び基板処理装置 |
| WO2013168444A1 (ja) * | 2012-05-07 | 2013-11-14 | 信越半導体株式会社 | 円板形ワーク用外周研磨装置 |
| DE102013210057A1 (de) * | 2013-05-29 | 2014-12-04 | Siltronic Ag | Verfahren zur Politur der Kante einer Halbleiterscheibe |
| JP2016111116A (ja) * | 2014-12-04 | 2016-06-20 | 株式会社Sumco | 吸着チャック、面取り研磨装置、及び、シリコンウェーハの面取り研磨方法 |
| JP2017117915A (ja) * | 2015-12-24 | 2017-06-29 | 株式会社Sumco | シリコンウェーハの面取り方法、シリコンウェーハの製造方法およびシリコンウェーハ |
| WO2018037755A1 (ja) * | 2016-08-25 | 2018-03-01 | 信越半導体株式会社 | シリコン単結晶ウェーハの製造方法、シリコンエピタキシャルウェーハの製造方法、シリコン単結晶ウェーハ及びシリコンエピタキシャルウェーハ |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112218737B (zh) | 2023-06-06 |
| KR102444720B1 (ko) | 2022-09-16 |
| KR20200139777A (ko) | 2020-12-14 |
| TWI715195B (zh) | 2021-01-01 |
| JPWO2020054811A1 (ja) | 2021-02-18 |
| US20200090923A1 (en) | 2020-03-19 |
| DE112019004610T5 (de) | 2021-09-02 |
| CN112218737A (zh) | 2021-01-12 |
| US10971351B2 (en) | 2021-04-06 |
| TW202024407A (zh) | 2020-07-01 |
| CN116330084B (zh) | 2025-09-23 |
| CN116330084A (zh) | 2023-06-27 |
| JP7047924B2 (ja) | 2022-04-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7047924B2 (ja) | ウェーハの鏡面面取り方法、ウェーハの製造方法、及びウェーハ | |
| JP4748968B2 (ja) | 半導体ウエーハの製造方法 | |
| KR100818683B1 (ko) | 경면 면취 웨이퍼, 경면 면취용 연마 클로스 및 경면 면취연마장치 및 방법 | |
| TW575929B (en) | Semiconductor wafer with improved local flatness, and process for its production | |
| EP1852899A1 (en) | Method for manufacturing semiconductor wafer and method for mirror chamfering semiconductor wafer | |
| TWI727490B (zh) | 晶圓製造方法以及晶圓 | |
| JPWO2001062436A1 (ja) | ウエーハ外周面取部の研磨方法及び研磨装置 | |
| WO2015122072A1 (ja) | 半導体ウェーハの製造方法 | |
| JP4815801B2 (ja) | シリコンウエーハの研磨方法および製造方法および円板状ワークの研磨装置ならびにシリコンウエーハ | |
| JP6819853B2 (ja) | 円盤状の板ガラス及びその製造方法 | |
| US6599760B2 (en) | Epitaxial semiconductor wafer manufacturing method | |
| JP2010040549A (ja) | 半導体ウェーハ及びその製造方法 | |
| JP4103808B2 (ja) | ウエーハの研削方法及びウエーハ | |
| CN219805799U (zh) | 用于对硅片进行倒角的t型的磨轮组件及研磨装置 | |
| JP6937997B2 (ja) | 円盤状の板ガラス | |
| JP2002283201A (ja) | 半導体ウェーハの製造方法 | |
| JP2003145398A (ja) | 円板状ワークの研磨方法および研磨装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 19858774 Country of ref document: EP Kind code of ref document: A1 |
|
| ENP | Entry into the national phase |
Ref document number: 2020546200 Country of ref document: JP Kind code of ref document: A |
|
| ENP | Entry into the national phase |
Ref document number: 20207031826 Country of ref document: KR Kind code of ref document: A |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 19858774 Country of ref document: EP Kind code of ref document: A1 |