WO2019214437A1 - 线路板和显示装置 - Google Patents
线路板和显示装置 Download PDFInfo
- Publication number
- WO2019214437A1 WO2019214437A1 PCT/CN2019/084102 CN2019084102W WO2019214437A1 WO 2019214437 A1 WO2019214437 A1 WO 2019214437A1 CN 2019084102 W CN2019084102 W CN 2019084102W WO 2019214437 A1 WO2019214437 A1 WO 2019214437A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- conductive layer
- substrate
- wiring board
- electronic device
- circuit board
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0277—Bendability or stretchability details
- H05K1/028—Bending or folding regions of flexible printed circuits
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/13306—Circuit arrangements or driving methods for the control of single liquid crystal cells
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
- G02F1/13458—Terminal pads
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/118—Printed elements for providing electric connections to or between printed circuits specially for flexible printed circuits, e.g. using folded portions
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/147—Structural association of two or more printed circuits at least one of the printed circuits being bent or folded, e.g. by using a flexible printed circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/183—Components mounted in and supported by recessed areas of the printed circuit board
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0254—High voltage adaptations; Electrical insulation details; Overvoltage or electrostatic discharge protection ; Arrangements for regulating voltages or for using plural voltages
- H05K1/0257—Overvoltage protection
- H05K1/0259—Electrostatic discharge [ESD] protection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0137—Materials
- H05K2201/0154—Polyimide
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/05—Flexible printed circuits [FPCs]
- H05K2201/056—Folded around rigid support or component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10128—Display
Definitions
- the present disclosure relates to the field of display technologies, and in particular, to a circuit board and a display device.
- each drive signal is transmitted to the display panel through the flexible circuit board.
- factors such as the resistance of the signal line itself on the flexible circuit board and the layer setting of the signal line affect the signal transmission on the signal line, for example, causing signal delay, which can easily lead to timing out of synchronization of different signals. , which in turn causes the display panel to display poorly.
- a wiring board including a substrate on which a first conductive layer and an electronic device are disposed, wherein the first conductive layer is disposed on a first surface of the substrate, and Wherein the bottom end of the electronic device is connected to the first conductive layer through the substrate.
- the bottom end of the electronic device includes a plurality of pads such that the plurality of pads are in contact with the first conductive layer.
- the first conductive layer includes a plurality of signal lines, and a plurality of pads on the electronic device are respectively in contact with the plurality of signal lines.
- the material of the plurality of signal lines includes copper.
- the substrate is further provided with a second conductive layer, wherein the second conductive layer is disposed on a second surface of the substrate opposite to the first surface, and the electron A top end of the device is located on a side of the first conductive layer facing the second conductive layer.
- a side of the first conductive layer facing away from the substrate is provided with a first protective layer
- a side of the second conductive layer facing away from the substrate is provided with a second protective layer
- an adhesive layer is disposed between the first conductive layer and the first protective layer and between the second conductive layer and the second protective layer.
- an antistatic layer is disposed on a side of the first conductive layer facing away from the substrate.
- the substrate is a flexible substrate.
- a display device including a display panel and a wiring board according to the present disclosure, wherein the display panel includes a binding area, the binding area is provided with a binding electrode, the A first region of a conductive layer is bonded to the bonding electrode.
- the substrate of the wiring board is a flexible substrate, and a portion of the wiring board is bent to a side of the display panel facing away from the display direction thereof.
- the display device further includes a driving circuit board, and a second region of the first conductive layer is connected to the driving circuit board, wherein the second region is different from the first region.
- FIG. 1 is a schematic structural view of a circuit board
- FIG. 2 is a schematic structural view of a via hole provided in a circuit board
- FIG. 3 is a schematic structural view of a wiring board according to an embodiment of the present disclosure.
- FIG. 4 is a schematic structural view of a wiring board according to an embodiment of the present disclosure.
- FIG. 5 is a schematic structural view of a display device according to an embodiment of the present disclosure.
- 1 is a schematic structural view of a circuit board.
- the wiring board includes a substrate 10, a first conductive layer 11, a second conductive layer 12, and an electronic device 13.
- the electronic device 13 is disposed on the second conductive layer 12, and the electronic device 13 may be a device such as a resistor, a capacitor, a thin film transistor or the like.
- the first conductive layer 11 may be bonded to, for example, a display panel, and transmit a display related driving signal (eg, MIPI signal) from the electronic device 13 to the display panel. Since the electronic device 13 is disposed on the second conductive layer 12, in order to realize such signal transmission, the signal line in the first conductive layer 11 needs to be connected to the electronic device 13.
- a display related driving signal eg, MIPI signal
- FIG. 2 is a schematic structural view of a via hole provided in a circuit board.
- the signal line 11a of the first conductive layer 11 can be connected to the electronic device 13 by providing a via hole V in the wiring board. Since the connection of the signal line 11a and the electronic device 13 is unstable due to the small width of the signal line 11a, a conductive layer may be provided on the inner wall of the via hole V in order to improve the stability of the connection, thereby forming the cylindrical connection portion 14. .
- the signal line 11a is connected to the electronic device 13 through the connection portion 14. However, such a via V and the arrangement of the connection portion 14 generate parasitic capacitance and parasitic inductance, thereby affecting signal transmission.
- the opening edge of the via V and the other signal lines in the first conductive layer 11 and the opening edge of the via V and the second conductive layer 12 There is a safety distance D 3 between the signal lines such that a parasitic capacitance is generated between the connection portion 14 and the other signal lines 11a in the first conductive layer 11 and between the signal lines in the connection portion 14 and the second conductive layer 12.
- the total thickness of the conductive layer 12, D1 is the inner diameter of the connecting portion 14.
- FIG. 3 is a schematic structural view of a wiring board according to an embodiment of the present disclosure.
- the wiring board 2 includes a substrate 20, a first conductive layer 21, and an electronic device 22, wherein the first conductive layer 21 and the electronic device 22 are disposed on the substrate 20.
- the first conductive layer 21 is disposed on the first surface of the substrate 20, and one of the first conductive layers 21 (eg, the region where the bonding electrode 25 is formed) may be tied with a bonding electrode such as a display panel set.
- the bottom end of the electronic device 22 is disposed on the first conductive layer 21 through the substrate 20.
- the bottom end of the electronic device 22 can be disposed on the first conductive layer 21 by surface mount technology (SMT).
- SMT surface mount technology
- the electronic device 22 may be a device such as a resistor, a capacitor, a transistor, or the like.
- the bottom end of the electronic device 22 is provided with the pad 22a such that the pad 22a is in contact with the first conductive layer 21.
- the plurality of signal lines may be included in the first conductive layer 21 such that the pads 22a are respectively in contact with the plurality of signal lines included in the first conductive layer 21.
- the electronic device 13 since the electronic device 13 is disposed on the second conductive layer 12, when the signal line 11a in the first conductive layer 11 is connected to the electronic device 13 through the via V, it is required in the electronic device 13.
- a trace (not shown) is provided between the pad (not shown) in contact with the second conductive layer 12 and the connection portion 14 in the via V. This trace may affect the flatness and distribution density of the signal lines in the second conductive layer 12.
- the pad 22a of the electronic device 22 in the wiring board 2 according to the embodiment of the present disclosure directly contacts the signal line in the first conductive layer 21, thereby avoiding the first comparison with the arrangement of the wiring board of FIG. The effect of signal lines in the two conductive layers.
- a first protective layer 23 is disposed on a side of the first conductive layer 21 facing away from the substrate 20 , and an adhesive layer 24 may be disposed between the first protective layer 23 and the first conductive layer 21 .
- the first protective layer 23 serves to protect the first conductive layer 21 to prevent the first conductive layer 21 from being corroded by external moisture.
- an antistatic layer 26 may be disposed on a side of the first conductive layer 21 facing away from the substrate 20 to prevent the signal line of the first conductive layer 21 from being interfered by static electricity.
- the thickness of the substrate 20 is between about 20 ⁇ m and about 30 ⁇ m, for example, the thickness of the substrate 20 may be about 25 ⁇ m, and the thickness of the first conductive layer 21 may be between about 10 ⁇ m and about 15 ⁇ m, for example, The thickness of the first conductive layer 21 may be about 12.5 ⁇ m, and the thickness of the first protective layer 23 and the bonding layer 24 are both between about 10 ⁇ m and about 15 ⁇ m.
- the thickness of the first protective layer 23 may be about 12.5 ⁇ m.
- the thickness of the bonding layer 24 may be about 15 ⁇ m, and the thickness of the antistatic layer 26 may be about 10 ⁇ m.
- FIG. 4 is a schematic structural view of a wiring board according to another embodiment of the present disclosure.
- a wiring board 3 includes a substrate 30, a first conductive layer 31, a second conductive layer 32, and an electronic device 33, wherein the first conductive layer 31, the second conductive layer 32, and The electronic device 33 is disposed on the substrate 30.
- the first conductive layer 31 is disposed on the first surface of the substrate 30, and the second conductive layer 32 is disposed on the second surface of the substrate 30 opposite to the first surface, an area of the first conductive layer 31 (eg, The region in which the bonding electrode 38 is formed may be bonded to a bonding electrode such as a display panel, the bottom end of the electronic device 33 is disposed on the first conductive layer 31 through the substrate 30, and the top end of the electronic device 33 is located on the first conductive layer 31 faces one side of the second conductive layer 33.
- the bottom end of the electronic device 33 is provided with a pad 33a such that the pad 33a is in contact with the first conductive layer 31.
- the plurality of signal lines may be included in the first conductive layer 31 such that the pads 33a are respectively in contact with the plurality of signal lines included in the first conductive layer 31.
- the second conductive layer 32 similarly to the first conductive layer 31, includes a plurality of signal lines to constitute a signal conducting path.
- the signal lines in the first conductive layer 31 and the second conductive layer 32 may be made of, for example, copper.
- the electronic device 13 since the electronic device 13 is disposed on the second conductive layer 12, when the signal line 11a in the first conductive layer 11 is connected to the electronic device 13 through the via V, it is required in the electronic device 13.
- a trace (not shown) is provided between the pad (not shown) in contact with the second conductive layer 12 and the connection portion 14 in the via V. This trace may affect the flatness and distribution density of the signal lines in the second conductive layer 12.
- the pad 33a of the electronic device 33 in the wiring board 3 directly contacts the signal line in the first conductive layer 31, as compared with this arrangement of the wiring board of FIG. 2, thereby avoiding the pair The influence of the signal lines in the second conductive layer 32.
- a first protective layer 35 is disposed on a side of the first conductive layer 31 facing away from the substrate 30, and a first protective layer 35 is disposed between the first conductive layer 31 and the first conductive layer 31.
- the first protective layer 35 may protect the first conductive layer 31 to prevent the first conductive layer 31 from being corroded by external moisture.
- the side of the first conductive layer 31 facing away from the substrate 30 is further provided with an antistatic layer 39 to prevent the signal line of the first conductive layer 31 from being subjected to classical interference.
- a second protective layer 36 is disposed on a side of the second conductive layer 32 facing away from the substrate 30, and an adhesive layer 37 is also disposed between the second protective layer 36 and the second protective layer 32.
- the second protective layer 36 may protect the second conductive layer 32 to prevent the second conductive layer 32 from being attacked by external moisture.
- the thickness of the substrate 30 is between about 20 ⁇ m and about 30 ⁇ m, for example, the thickness of the substrate 30 may be about 25 ⁇ m, and the thickness of the first conductive layer 31 and the thickness of the second conductive layer 32 are both about 10 ⁇ m. Between about 15 ⁇ m, for example, the thickness of the first conductive layer 31 and the thickness of the second conductive layer 32 may each be about 12.5 ⁇ m, the thickness of the first protective layer 35, the second protective layer 36, and the two adhesive layers 37. The thickness of each of the first protective layer 35 and the second protective layer 36 may be about 12.5 ⁇ m, and the thickness of the two adhesive layers 37 may each be about 15 ⁇ m.
- the antistatic layer 39 may be between about 10 ⁇ m and about 15 ⁇ m. The thickness can be about 10 ⁇ m.
- the pad 33a of the electronic device 33 is brought into contact with the first conductive layer 31, and therefore, It is not necessary to provide a via hole in the circuit board and provide a connection portion in the via hole, thereby avoiding the influence of parasitic capacitance and parasitic resistance generated by the via hole and the connection portion on signal transmission (for example, signal delay, etc.). Reduce display panel display failure caused by signal transmission (eg, signal delay, etc.).
- directly disposing the bottom end of the electronic device 33 on the first conductive layer 31 can also reduce the overall thickness of the wiring board 3.
- the manufacturing process of the wiring board 3 can be simplified, and the transmission path of the signal line can also be shortened, thereby reducing the interference of the signal line, thereby reducing the anti-interference static electricity.
- the shielding layer is set to reduce the production cost.
- the substrate 20 in the wiring board 2 shown in FIG. 3 and the substrate 30 in the wiring board 3 shown in FIG. 4 may each be a flexible substrate, and the material thereof may include, for example, polyimide (PI).
- PI polyimide
- the circuit board may be bent to the back of the display panel after one area of the first conductive layer is bound to the binding electrode of the display panel.
- FIG. 5 is a schematic structural view of a display device according to an embodiment of the present disclosure.
- the display device includes a display panel 4 and a wiring board 5, wherein the wiring board 5 may be the wiring board 2 as shown in FIG. 3 or the wiring board 3 as shown in FIG.
- the display panel 4 includes a display area and a binding area located around the display area.
- the binding area is provided with a binding electrode 41.
- the first conductive layer of the circuit board 5 can pass through the first area of the first conductive layer and the display panel 4.
- the bonding electrode 41 is bonded.
- the first conductive layer of the wiring board 5 may be bound to the bonding electrode 41 of the display panel 4 through the bonding electrode in the first region of the first conductive layer.
- the first conductive layer 31 of the wiring board 3 shown in FIG. 4 may be bound to the bonding electrode 41 of the display panel 4 through the bonding electrode 38 in the first region of the first conductive layer 31.
- the wiring board 5 is bent toward the back of the display panel 4 so that a part of the wiring board 5 is bent to the side of the display panel 4 facing away from the display direction thereof.
- the display device may be a liquid crystal display device, an OLED display device, or the like.
- the display device is a liquid crystal display device, a portion of the wiring board 5 is bent to a side of the backlight that faces away from the light exiting direction.
- the display device further includes a driving circuit board 6, and a second area of the first conductive layer of the circuit board 5 is connected to the driving circuit board 6, and the driving circuit board 6 supplies a driving signal to the display panel 4 through the circuit board 5, wherein the circuit board 5
- the second region of the first conductive layer is different from the first region.
- the electronic device Since the electronic device is no longer connected to the first conductive layer through the via hole in the wiring board according to the embodiment of the present disclosure, the influence on the signal transmission (for example, signal delay, etc.) due to the setting of the via hole is reduced, and therefore, In the display device employing the wiring board according to the embodiment of the present disclosure, display defects due to signal delay or the like are reduced, thereby improving the display effect.
- the signal transmission for example, signal delay, etc.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Description
Claims (12)
- 一种线路板,包括基底,所述基底上设置有第一导电层和电子器件,其中,所述第一导电层设置在所述基底的第一表面上,并且其中,所述电子器件的底端贯穿所述基底与第一导电层连接。
- 根据权利要求1所述的线路板,其中,所述电子器件的底端包括多个焊盘,使得所述多个焊盘与所述第一导电层相接触。
- 根据权利要求1所述的线路板,其中,所述第一导电层包括多条信号线,所述电子器件上的多个焊盘分别与所述多条信号线相接触。
- 根据权利要求3所述的线路板,其中,所述多条信号线的材料包括铜。
- 根据权利要求1所述的线路板,其中,所述基底上还设置有第二导电层,其中,所述第二导电层设置在所述基底的与所述第一表面相对的第二表面上,并且所述电子器件的顶端位于所述第一导电层朝向所述第二导电层的一侧。
- 根据权利要求5所述的线路板,其中,所述第一导电层背离所述基底的一侧设置有第一保护层,并且所述第二导电层背离所述基底的一侧设置有第二保护层。
- 根据权利要求6所述的线路板,其中,所述第一导电层与所述第一保护层之间以及所述第二导电层与所述第二保护层之间均设置有粘结层。
- 根据权利要求1至7中任意一项所述的线路板,其中,所述第一导电层背离所述基底的一侧设置有防静电层。
- 根据权利要求1至7中任意一项所述的线路板,其中,所述基底是柔性基底。
- 一种显示装置,包括显示面板和权利要求1至9中任意一项所述的线路板,其中,所述显示面板包括绑定区,所述绑定区设置有绑定电极,所述第一导电层的的第一区域与所述绑定电极绑定。
- 根据权利要求10所述的显示装置,其中,所述线路板的基底是柔性基底,并且所述线路板的一部分弯折至所述显示面板背离其显示方向的一侧。
- 根据权利要求10所述的显示装置,还包括驱动电路板,所述第一导电层的第二区域与所述驱动电路板相连,其中,所述第二区域与所述第一区域不同。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/622,108 US11212914B2 (en) | 2018-05-10 | 2019-04-24 | Circuit board and display device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810443784.3 | 2018-05-10 | ||
CN201810443784.3A CN108684134B (zh) | 2018-05-10 | 2018-05-10 | 线路板和显示装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2019214437A1 true WO2019214437A1 (zh) | 2019-11-14 |
Family
ID=63805808
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2019/084102 WO2019214437A1 (zh) | 2018-05-10 | 2019-04-24 | 线路板和显示装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11212914B2 (zh) |
CN (1) | CN108684134B (zh) |
WO (1) | WO2019214437A1 (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108684134B (zh) * | 2018-05-10 | 2020-04-24 | 京东方科技集团股份有限公司 | 线路板和显示装置 |
CN113380861B (zh) * | 2021-05-24 | 2023-04-18 | 云谷(固安)科技有限公司 | 显示面板及其制备方法 |
CN114899197B (zh) * | 2022-06-20 | 2023-07-18 | 业成科技(成都)有限公司 | 显示面板、显示面板制造方法以及显示装置 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6774872B1 (en) * | 1998-12-04 | 2004-08-10 | Fujitsu Limited | Flat display device |
CN104582263A (zh) * | 2015-01-23 | 2015-04-29 | 京东方科技集团股份有限公司 | 柔性电路板及其组装方法、显示装置 |
CN104835804A (zh) * | 2014-02-10 | 2015-08-12 | 三星显示有限公司 | 显示设备 |
CN105826353A (zh) * | 2016-03-25 | 2016-08-03 | 京东方科技集团股份有限公司 | 覆晶薄膜和显示装置 |
CN108008584A (zh) * | 2017-12-29 | 2018-05-08 | 武汉华星光电技术有限公司 | 液晶显示装置 |
CN108684134A (zh) * | 2018-05-10 | 2018-10-19 | 京东方科技集团股份有限公司 | 线路板和显示装置 |
Family Cites Families (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3832769A (en) * | 1971-05-26 | 1974-09-03 | Minnesota Mining & Mfg | Circuitry and method |
JP2753746B2 (ja) * | 1989-11-06 | 1998-05-20 | 日本メクトロン株式会社 | Ic搭載用可撓性回路基板及びその製造法 |
US5904499A (en) * | 1994-12-22 | 1999-05-18 | Pace; Benedict G | Package for power semiconductor chips |
WO1996019829A1 (en) * | 1994-12-22 | 1996-06-27 | Pace Benedict G | Device for superheating steam |
KR0146063B1 (ko) * | 1995-03-28 | 1998-08-01 | 문정환 | 반도체 패키지 및 그 제조방법 |
US5612511A (en) * | 1995-09-25 | 1997-03-18 | Hewlett-Packard Company | Double-sided electrical interconnect flexible circuit for ink-jet hard copy systems |
US5886877A (en) * | 1995-10-13 | 1999-03-23 | Meiko Electronics Co., Ltd. | Circuit board, manufacturing method therefor, and bump-type contact head and semiconductor component packaging module using the circuit board |
US20010052647A1 (en) * | 1998-05-07 | 2001-12-20 | 3M Innovative Properties Company | Laminated integrated circuit package |
US6140707A (en) * | 1998-05-07 | 2000-10-31 | 3M Innovative Properties Co. | Laminated integrated circuit package |
US6170931B1 (en) * | 1998-06-19 | 2001-01-09 | Lemark International, Inc. | Ink jet heater chip module including a nozzle plate coupling a heater chip to a carrier |
JP2000106482A (ja) * | 1998-07-29 | 2000-04-11 | Sony Chem Corp | フレキシブル基板製造方法 |
TW561799B (en) * | 1999-08-11 | 2003-11-11 | Fujikura Ltd | Chip assembly module of bump connection type using a multi-layer printed circuit substrate |
US6433414B2 (en) * | 2000-01-26 | 2002-08-13 | Casio Computer Co., Ltd. | Method of manufacturing flexible wiring board |
US20030001250A1 (en) * | 2001-06-27 | 2003-01-02 | Walsin Advanced Electronics Ltd | TCP optical device |
SG104293A1 (en) * | 2002-01-09 | 2004-06-21 | Micron Technology Inc | Elimination of rdl using tape base flip chip on flex for die stacking |
JP4117892B2 (ja) * | 2004-09-29 | 2008-07-16 | 三井金属鉱業株式会社 | 電子部品実装用フィルムキャリアテープ及びフレキシブル基板 |
US20070158811A1 (en) * | 2006-01-11 | 2007-07-12 | James Douglas Wehrly | Low profile managed memory component |
KR100896439B1 (ko) * | 2007-12-26 | 2009-05-14 | 엘지전자 주식회사 | 연성 필름 |
KR100947607B1 (ko) * | 2007-12-27 | 2010-03-15 | 엘지전자 주식회사 | 연성 필름 |
CN101626010B (zh) * | 2008-07-08 | 2012-02-08 | 瑞鼎科技股份有限公司 | 覆晶薄膜封装结构以及覆晶薄膜封装方法 |
JP5781886B2 (ja) * | 2011-10-05 | 2015-09-24 | 富士フイルム株式会社 | 導電シート、タッチパネル及び表示装置 |
CN103229225B (zh) * | 2011-10-05 | 2016-06-01 | 株式会社日本有机雷特显示器 | 显示装置 |
KR101932127B1 (ko) * | 2012-09-19 | 2018-12-26 | 삼성디스플레이 주식회사 | 표시장치 및 그 제조방법 |
KR20140064481A (ko) * | 2012-11-20 | 2014-05-28 | 삼성디스플레이 주식회사 | 유기 발광 표시 장치 및 그 제조 방법 |
KR102096046B1 (ko) * | 2013-02-28 | 2020-04-02 | 삼성디스플레이 주식회사 | 표시 장치 및 표시 장치의 제조방법 |
US9668352B2 (en) * | 2013-03-15 | 2017-05-30 | Sumitomo Electric Printed Circuits, Inc. | Method of embedding a pre-assembled unit including a device into a flexible printed circuit and corresponding assembly |
CN104582325B (zh) * | 2013-10-12 | 2018-03-27 | 鹏鼎控股(深圳)股份有限公司 | 刚挠结合板及其制作方法、电路板模组 |
US9826646B2 (en) * | 2014-05-27 | 2017-11-21 | Fujikura Ltd. | Component built-in board and method of manufacturing the same, and mounting body |
KR102289634B1 (ko) * | 2014-11-05 | 2021-08-13 | 삼성디스플레이 주식회사 | 연성인쇄회로기판 및 표시 장치 |
KR102558922B1 (ko) * | 2016-08-29 | 2023-07-25 | 삼성디스플레이 주식회사 | 플렉시블 전자 회로 및 표시 장치 |
TWI622332B (zh) * | 2016-09-20 | 2018-04-21 | 群浤科技股份有限公司 | 軟硬複合線路板 |
DE102017220417A1 (de) * | 2017-11-16 | 2019-05-16 | Continental Automotive Gmbh | Elektronisches Modul |
US10509277B2 (en) | 2017-12-29 | 2019-12-17 | Wuhan China Star Optoelectronics Technology Co., Ltd. | Liquid crystal display device |
-
2018
- 2018-05-10 CN CN201810443784.3A patent/CN108684134B/zh active Active
-
2019
- 2019-04-24 WO PCT/CN2019/084102 patent/WO2019214437A1/zh active Application Filing
- 2019-04-24 US US16/622,108 patent/US11212914B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6774872B1 (en) * | 1998-12-04 | 2004-08-10 | Fujitsu Limited | Flat display device |
CN104835804A (zh) * | 2014-02-10 | 2015-08-12 | 三星显示有限公司 | 显示设备 |
CN104582263A (zh) * | 2015-01-23 | 2015-04-29 | 京东方科技集团股份有限公司 | 柔性电路板及其组装方法、显示装置 |
CN105826353A (zh) * | 2016-03-25 | 2016-08-03 | 京东方科技集团股份有限公司 | 覆晶薄膜和显示装置 |
CN108008584A (zh) * | 2017-12-29 | 2018-05-08 | 武汉华星光电技术有限公司 | 液晶显示装置 |
CN108684134A (zh) * | 2018-05-10 | 2018-10-19 | 京东方科技集团股份有限公司 | 线路板和显示装置 |
Also Published As
Publication number | Publication date |
---|---|
US11212914B2 (en) | 2021-12-28 |
US20200137873A1 (en) | 2020-04-30 |
CN108684134B (zh) | 2020-04-24 |
CN108684134A (zh) | 2018-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2020259337A1 (zh) | 阵列基板及其制备方法、显示面板和显示装置 | |
WO2019214437A1 (zh) | 线路板和显示装置 | |
US9131039B2 (en) | Piezoelectric actuator interface and method | |
JP4579074B2 (ja) | フレキシブル回路基板及びこれを用いた表示装置 | |
US8183755B2 (en) | Flat panel display apparatus and method of manufacturing the same | |
US20160118454A1 (en) | Display device with power supply in cover type | |
US20080143913A1 (en) | Connection structures capable of reducing distortion of signal | |
US10326222B2 (en) | Display devices | |
TWI737520B (zh) | 顯示面板 | |
JP2006267605A (ja) | 表示装置 | |
KR20080070420A (ko) | 인쇄회로기판 및 이를 갖는 표시 패널 어셈블리 | |
EP3226321B1 (en) | Organic electroluminescence device and manufacturing method thereof, and display device | |
US8872993B2 (en) | Liquid crystal display apparatus | |
KR20230022908A (ko) | 인쇄 회로 기판 및 이를 포함하는 표시 장치 | |
US20150222032A1 (en) | Printed circuit board and display device including the same | |
US9419355B2 (en) | Display module with dual power lines | |
KR102125905B1 (ko) | 인쇄 회로 기판, 표시 장치 및 인쇄 회로 기판의 제조 방법 | |
JP2014007390A (ja) | 多層配線基板 | |
KR20190079086A (ko) | 플렉서블 표시장치 | |
KR20180053996A (ko) | 표시 장치 | |
JP2009122318A (ja) | 表示装置 | |
TW201316895A (zh) | 可抑制電磁干擾的電路板 | |
KR101132897B1 (ko) | 신호선 연결구조 및 이를 이용한 액정표시장치 | |
US20170263689A1 (en) | Display device | |
JP6848119B1 (ja) | 複合配線基板、パッケージおよび電子機器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 19800704 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 19800704 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 28.05.2021) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 19800704 Country of ref document: EP Kind code of ref document: A1 |