WO2017156799A1 - 薄膜晶体管基板的制备方法、薄膜晶体管基板和液晶面板 - Google Patents

薄膜晶体管基板的制备方法、薄膜晶体管基板和液晶面板 Download PDF

Info

Publication number
WO2017156799A1
WO2017156799A1 PCT/CN2016/078037 CN2016078037W WO2017156799A1 WO 2017156799 A1 WO2017156799 A1 WO 2017156799A1 CN 2016078037 W CN2016078037 W CN 2016078037W WO 2017156799 A1 WO2017156799 A1 WO 2017156799A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
substrate
gate
source
thin film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2016/078037
Other languages
English (en)
French (fr)
Inventor
姚江波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to US15/100,297 priority Critical patent/US10082714B2/en
Publication of WO2017156799A1 publication Critical patent/WO2017156799A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/133305—Flexible substrates, e.g. plastics, organic film
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136227—Through-hole connection of the pixel electrode to the active element through an insulation layer
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
    • H10D30/0316—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral bottom-gate TFTs comprising only a single gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6732—Bottom-gate only TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
    • H10D30/6743—Silicon
    • H10D30/6746—Amorphous silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755—Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H10D86/0221—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
    • H10D86/423—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/22—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using physical deposition, e.g. vacuum deposition or sputtering
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/24—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3411—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3434—Deposited materials, e.g. layers characterised by the chemical composition being oxide semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3451—Structure
    • H10P14/3452—Microstructure
    • H10P14/3454—Amorphous
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
    • H10P14/42—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
    • H10P14/44—Physical vapour deposition [PVD]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
    • H10P76/20—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials
    • H10P76/204—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials of organic photoresist masks
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2202/00—Materials and properties
    • G02F2202/10—Materials and properties semiconductor
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2202/00—Materials and properties
    • G02F2202/10—Materials and properties semiconductor
    • G02F2202/103—Materials and properties semiconductor a-Si
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6736—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes characterised by the shape of gate insulators
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/411—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs characterised by materials, geometry or structure of the substrates

Definitions

  • the present invention relates to the field of semiconductor manufacturing technology, and in particular, to a method for fabricating a thin film transistor substrate, a thin film transistor substrate, and a liquid crystal panel having the thin film transistor substrate.
  • the flexible screen has received increasing attention from the industry due to its strong softness, impact resistance and thinness.
  • the thin film transistor in the display screen is slightly deformed and subjected to stress.
  • the thin film transistors in the display screen are subjected to different stresses and strains in various directions, which causes the electrical characteristics of the thin film transistors to differ in various directions.
  • the existing thin film transistor structure easily causes stress damage of the thin film transistor when it is bent, thereby causing performance failure of the thin film transistor.
  • the present invention provides a method for fabricating a thin film transistor substrate, a thin film transistor substrate, and a liquid crystal panel having the thin film transistor substrate, which can overcome the performance defects of the thin film transistor in the prior art when bent.
  • the forming an active layer and a source on the gate insulating layer comprises: forming a semiconductor layer on the gate insulating layer, and an orthographic projection of the semiconductor layer on the substrate is a second center a symmetric pattern, the second central symmetric pattern being concentric with the first central symmetric pattern; a region of the gate insulating layer other than the semiconductor layer coated with a first photoresist layer, the semiconductor layer Coating a second photoresist layer, the orthographic projection of the second photoresist layer on the substrate being a central symmetric pattern concentric with the first central symmetric pattern, the semiconductor layer being coated with the a portion of the second photoresist layer as the active layer; ion implantation on a region of the semiconductor layer other than the second photoresist layer is applied to remove the semiconductor layer A portion other than the source layer is converted into the source; the first photoresist layer and the second photoresist layer are removed.
  • the orthographic projection of the gate, the gate insulating layer, the source, the active layer, and the drain on the substrate is circular or square.
  • the forming the semiconductor layer on the gate insulating layer comprises: depositing an amorphous silicon material on the gate insulating layer using chemical vapor deposition to form the semiconductor layer; or using physical vapor deposition to deposit indium gallium Zinc oxide is deposited on the gate insulating layer to form the semiconductor layer.
  • the drain and the pixel electrode are simultaneously formed by physical vapor deposition and a patterning process.
  • a thin film transistor substrate comprising a substrate, the thin film transistor substrate further comprising: a gate, a gate insulating layer, an active layer, a source, a passivation layer, a drain and a pixel electrode; the gate is disposed at the substrate On the substrate, the orthographic projection of the gate on the substrate is a first central symmetrical pattern; the gate insulating layer is over the gate, and the gate insulating layer is on the substrate An orthographic projection is a central symmetric pattern concentric with the first central symmetric pattern; the active layer and the source are both disposed on the gate insulating layer, and the source surrounds the active layer The outer circumference, the orthographic projection of the source on the substrate and the orthographic projection of the active layer on the substrate are both central symmetry of the concentric with the first central symmetrical pattern The passivation layer is located above the source and the active layer, and the orthographic projection of the passivation layer on the substrate is a central symmetric pattern concentric with the first central symmetric pattern, a region corresponding to
  • a liquid crystal panel comprising the above thin film transistor substrate.
  • the method for fabricating a thin film transistor substrate of the present invention, the thin film transistor substrate, and the liquid crystal panel having the thin film transistor substrate are subjected to stress in each bending direction by providing a thin film transistor having a center symmetry on the substrate.
  • the strain is the same, thereby making the electrical properties of the thin film transistor uniform in each bending direction uniform.
  • such a central symmetrical structure compared with other asymmetric structures, is less prone to stress asymmetry of the thin film transistor, and the thin film transistor is less susceptible to stress damage when bent, thereby improving the reliability of the thin film transistor.
  • FIG. 1 is a schematic flow chart of a preparation method of an embodiment of the present invention.
  • FIG. 2 is a schematic view showing the formation of a gate electrode in the preparation method of the embodiment of the present invention.
  • FIG 3 is a schematic view showing the formation of a gate insulating layer in the preparation method of the embodiment of the present invention.
  • FIG. 4 is a schematic view showing formation of a source and an active layer in a preparation method according to an embodiment of the present invention.
  • Fig. 5 is a schematic view showing ion implantation in the production method of the embodiment of the present invention.
  • Fig. 6 is a schematic view showing the formation of a passivation layer in the preparation method of the embodiment of the present invention.
  • FIG. 7 is a schematic view showing formation of a drain and a pixel electrode in a preparation method according to an embodiment of the present invention.
  • the thin film transistor substrate is one of the important components of the liquid crystal panel.
  • the thin film transistor substrate includes a substrate, which is typically a glass plate or a PI film (Polyimide Film, polyimide film).
  • the substrate is provided with a thin film transistor array, a scan line, a data line, a driving chip, and the like.
  • the preparation method 100 includes:
  • S104 forming a passivation layer on the source and the active layer, and an orthographic projection of the passivation layer on the substrate is a central symmetric pattern concentric with the first central symmetric pattern, a region corresponding to the active layer on the passivation layer is provided with a via hole, and an axis of the via hole passes through a symmetric center of the first central symmetrical pattern;
  • a metal layer is deposited on the substrate 201 by physical vapor deposition, and the material of the metal layer includes, but is not limited to, aluminum or molybdenum.
  • the metal layer is then patterned using a patterning process to ultimately form the gate 202.
  • the orthographic projection of gate 202 on substrate 201 is a first central symmetrical pattern. In this embodiment, preferably, the first central symmetrical figure is circular. In other embodiments, gate 202 may also be formed by other conventional processes, and/or the orthographic projection of gate 202 on substrate 201 may be other centrally symmetric patterns, such as squares.
  • a gate insulating layer 203 is deposited over the gate 202 by chemical vapor deposition.
  • the material of the gate insulating layer 203 includes, but is not limited to, silicon nitride or silicon oxide.
  • the gate insulating layer 203 completely covers the gate 202 to function to isolate the gate 202 from other deposited layers.
  • the orthographic projection of the gate insulating layer 203 on the substrate 201 is circular and positive with the gate 202 on the substrate 201. Projection is concentric.
  • the gate insulating layer may also be formed by other conventional processes, and/or the orthographic projection of the gate insulating layer 203 on the substrate 201 may be other centrally symmetric patterns, such as squares.
  • an active layer 204 and a source electrode 205 are formed over the gate insulating layer 203.
  • the source 205 is attached and surrounded around the outer periphery of the active layer 204.
  • the orthographic projection of the source 205 on the substrate 201 is circular, and the orthographic projection of the active layer 204 on the substrate 201 is circular, and the source is
  • the orthogonal projections of 205 and active layer 204 on substrate 201 are both concentric with the first central symmetric pattern.
  • the orthographic projection of source 205 and active layer 204 on substrate 201 may be other centrally symmetric patterns, such as squares.
  • the forming an active layer and a source on the gate insulating layer comprises:
  • an orthographic projection of the semiconductor layer on the substrate is a second central symmetric pattern, and the second central symmetric pattern is concentric with the first central symmetric pattern;
  • the erecting projection on the bottom is a central symmetrical pattern concentric with the first central symmetrical pattern, the portion of the semiconductor layer coated with the second photoresist layer as the active layer;
  • the first photoresist layer and the second photoresist layer are removed.
  • a semiconductor layer 206 is deposited over the gate insulating layer 203, and the semiconductor layer 206 covers a portion of the gate insulating layer 203.
  • the orthographic projection of the semiconductor layer 206 on the substrate 201 is a circle that is concentric with the first central symmetric pattern.
  • Materials of semiconductor layer 206 include, but are not limited to, amorphous silicon or indium gallium zinc oxide. When amorphous silicon is used, an amorphous silicon material is deposited on the gate insulating layer 203 by chemical vapor deposition to form a semiconductor layer 206; when indium gallium zinc oxide is used, indium gallium zinc oxide is deposited by physical vapor deposition A semiconductor layer 206 is formed over the gate insulating layer 203.
  • a first photoresist layer 207 is coated on a region other than the semiconductor layer 206 on the gate insulating layer 203, and a second photoresist layer 208 is coated on the semiconductor layer 206, and the second photoresist layer 208 is on the substrate.
  • the orthographic projection on 201 is circular, and the orthographic projection of the second photoresist layer 208 on the substrate 201 is the same as the first central symmetric pattern heart.
  • the first photoresist layer 207 and the second photoresist layer 208 function to cover and protect the region where ion implantation is not performed.
  • a region on the semiconductor layer 206 where no photoresist is applied is ion-implanted to surface-modify the material to be converted into the source electrode 205.
  • the portion of the semiconductor layer 206 other than the source electrode 205 serves as the active layer 204.
  • the first photoresist layer 207 and the second photoresist layer 208 are removed.
  • the orthographic projection of semiconductor layer 206 and second photoresist layer 208 on substrate 201 can be other centrally symmetric patterns, such as squares.
  • the active layer 204 and the source 205 may also be formed without using ion implantation but directly using other conventional processes.
  • a passivation layer 209 is formed on the active layer 204 and the source 205 by chemical vapor deposition, and the orthographic projection of the passivation layer 209 on the substrate 201 is the same as the first
  • the central symmetry pattern is concentric in shape, and the material of the passivation layer 209 includes, but is not limited to, silicon nitride or silicon oxide.
  • a region of the passivation layer 209 corresponding to the active layer 204 is provided with a via hole 210, and an axis of the via hole 210 passes through a symmetric center of the first central symmetrical pattern, that is, the via hole 210 is concentric with the active layer 204.
  • passivation layer 209 may also be formed by other conventional processes, and/or the orthographic projection of passivation layer 209 on substrate 201 may be other centrally symmetric patterns, such as squares.
  • the drain electrode 211 and the pixel electrode 212 are simultaneously formed using physical vapor deposition and patterning processes.
  • the drain 211 is located in the via hole 210 and is electrically connected to the active layer 204.
  • the orthographic projection of the drain 211 on the substrate 201 is a circle that is concentric with the first central symmetry pattern.
  • the pixel electrode 212 is disposed on the passivation layer 209 and the insulating protective layer 203. One end of the pixel electrode 212 is connected to the drain 211, and the other end is located in the pixel unit of the thin film transistor (not shown).
  • the solution of the embodiment can simultaneously form the drain 211 and the pixel electrode 212, and sequentially form the drain 211 and the pixel electrode 212, which simplifies the process, improves the production efficiency, and reduces the production cost.
  • the drain 211 and the pixel electrode 212 may be sequentially formed by other conventional processes.
  • the thin film transistor is subjected to the same stress and strain in each bending direction, thereby causing the thin film transistor to be in each bending direction.
  • the electrical characteristics are uniform.
  • such a central symmetrical structure compared with other asymmetric structures, is less prone to stress asymmetry of the thin film transistor, and the thin film transistor is less susceptible to stress damage when bent, thereby improving the reliability of the thin film transistor.
  • the thin film transistor substrate 200 of the present embodiment includes a substrate 201, a gate electrode 202, a gate insulating layer 203, an active layer 204, a source electrode 205, a passivation layer 209, a drain electrode 211, and a pixel electrode 212.
  • the thin film transistor substrate 200 is fabricated by the preparation method described in the above method examples.
  • the substrate 201 is a curved glass plate or a flexible glass plate.
  • the substrate 201 is provided with a thin film transistor array, a scanning line, a data line, a driving chip, and the like (not shown).
  • the curved surface or the flexible substrate is highly adaptable and flexible, and is more suitable for making flexible screens.
  • the substrate 201 can also be a layer of other materials, such as a PI film.
  • the gate 202 is disposed on the substrate 201.
  • the orthographic projection of the gate 202 on the substrate 201 is a first central symmetrical pattern.
  • the first central symmetrical pattern is circular.
  • the first centrally symmetric graphic is another centrally symmetric graphic, such as a square.
  • the gate insulating layer 203 is disposed on the substrate 201 and completely covers the gate 202.
  • the gate insulating layer 203 has a center symmetrical structure.
  • the orthographic projection of the gate insulating layer 203 on the substrate 201 is circular and concentric with the orthographic projection of the gate 202 on the substrate 201.
  • the active layer 204 and the source 205 are both disposed on the gate insulating layer 203.
  • the source 205 is attached and surrounded around the outer periphery of the active layer 204.
  • the orthographic projection of the source 205 on the substrate 201 is circular, and the orthographic projection of the active layer 204 on the substrate 201 is circular, and the source is
  • the orthogonal projections of 205 and active layer 204 on substrate 201 are both concentric with the first central symmetric pattern. In other embodiments, the orthographic projection of source 205 and active layer 204 on substrate 201 may be other centrally symmetric patterns, such as squares.
  • a passivation layer 206 is disposed on the active layer 204 and the source 205.
  • the orthographic projection of passivation layer 209 on substrate 201 is a circle that is concentric with the first central symmetric pattern.
  • a region of the passivation layer 209 corresponding to the active layer 204 is provided with a via hole 210, and an axis of the via hole 210 passes through a symmetric center of the first central symmetrical pattern, that is, the via hole 210 is concentric with the active layer 204.
  • the orthographic projection of passivation layer 209 on substrate 201 can be other centrally symmetric patterns, such as squares.
  • the drain 211 is located in the via hole 210 and is electrically connected to the active layer 204.
  • the orthographic projection of the drain 211 on the substrate 201 is a circle that is concentric with the first central symmetry pattern.
  • the pixel electrode 212 is disposed on the passivation layer 209 and the insulating protective layer 203. One end of the pixel electrode 212 is connected to the drain 211, and the other end is located in the pixel unit of the thin film transistor (not shown).
  • the embodiment of the invention further provides a liquid crystal panel (not shown) having the thin film transistor substrate 200 described in the above embodiments.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)

Abstract

一种薄膜晶体管基板及其制备方法，包括依次在衬底（201）上形成栅极（202）、栅极绝缘层（203）、源极（205）与有源层（204）、钝化层（209）、漏极（211）与像素电极（212），栅极、栅极绝缘层、源极与有源层、钝化层与漏极在衬底上的正投影均为互相同心的中心对称图形。一种具有该薄膜晶体管基板的液晶面板。该薄膜晶体管在各个弯曲方向上的电学特性均匀一致；且使得薄膜晶体管在弯曲时不易发生应力损坏，提升了薄膜晶体管的可靠性。

Description

薄膜晶体管基板的制备方法、薄膜晶体管基板和液晶面板
本申请要求于2016年3月17日提交中国专利局、申请号为201610153360.4、发明名称为“薄膜晶体管基板的制备方法、薄膜晶体管基板和液晶面板”的中国专利申请的优先权，上述在先申请的内容以引入的方式并入本文本中。
技术领域
本发明涉及半导体制造技术领域，尤其涉及一种薄膜晶体管基板的制备方法、一种薄膜晶体管基板，以及具有所述薄膜晶体管基板的液晶面板。
背景技术
柔性屏因具有较强柔软度、更耐冲击、更轻薄等优点，日渐受到业内的重视。薄膜晶体管液晶柔性屏在弯曲时，显示屏内的薄膜晶体管会随之产生微变形并承受应力。现有技术中，当显示屏向不同方向弯曲时，显示屏内的薄膜晶体管在各个方向上承受的应力和应变不同，这将使得薄膜晶体管的电学特性在各个方向上产生差异。并且现有的薄膜晶体管结构容易导致薄膜晶体管在弯曲时产生应力损坏，从而引发薄膜晶体管的性能故障。
发明内容
有鉴于此，本发明提供了一种薄膜晶体管基板的制备方法、一种薄膜晶体管基板，以及具有所述薄膜晶体管基板的液晶面板，能够克服现有技术中薄膜晶体管在弯曲时的性能缺陷。
一种薄膜晶体管基板的制备方法，所述薄膜晶体管基板具有衬底，所述制备方法包括：在所述衬底上形成栅极，所述栅极在所述衬底上的正投影为第一中心对称图形；在所述栅极上形成栅极绝缘层，所述栅极绝缘层在所述衬底上的正投影为与所述第一中心对称图形同心的中心对称图形；在所述栅极绝缘层上形成有源层以及源极，所述源极围绕在所述有源层的外周缘，所述源极在所 述衬底上的正投影与所述有源层在所述衬底上的正投影均为与所述第一中心对称图形同心的中心对称图形；在所述源极及所述有源层上形成钝化层，所述钝化层在所述衬底上的正投影为与所述第一中心对称图形同心的中心对称图形，所述钝化层上对应所述有源层的区域设有导通孔，所述导通孔的轴线通过所述第一中心对称图形的对称中心；在所述导通孔内生成漏极，所述漏极与所述有源层电连接；在所述钝化层和所述绝缘保护层上生成像素电极，所述像素电极的一端与所述漏极相连。
其中，所述在所述栅极绝缘层上形成有源层以及源极包括：在所述栅极绝缘层上形成半导体层，所述半导体层在所述衬底上的正投影为第二中心对称图形，所述第二中心对称图形与所述第一中心对称图形同心；在所述栅极绝缘层上除所述半导体层之外的区域涂布第一光阻层，在所述半导体层上涂布第二光阻层，所述第二光阻层在所述衬底上的正投影为与所述第一中心对称图形同心的中心对称图形，所述半导体层上涂覆有所述第二光阻层的部分作为所述有源层；对所述半导体层上除涂覆有所述第二光阻层之外的区域进行离子注入，以将所述半导体层中除所述有源层之外的部分转变为所述源极；除去所述第一光阻层与所述第二光阻层。
其中，所述栅极、所述栅极绝缘层、所述源极、所述有源层以及所述漏极在所述衬底上的正投影为圆形或正方形。
其中，所述在所述栅极绝缘层上形成半导体层包括：使用化学气相沉积将非晶硅材料沉积在所述栅极绝缘层上以形成所述半导体层；或使用物理气相沉积将铟镓锌氧化物沉积在所述栅极绝缘层上以形成所述半导体层。
其中，通过物理气相沉积和构图工艺同时形成所述漏极与所述像素电极。
一种薄膜晶体管基板，包括衬底，所述薄膜晶体管基板还包括：栅极、栅极绝缘层、有源层、源极、钝化层、漏极和像素电极；所述栅极设于所述衬底上，所述栅极在所述衬底上的正投影为第一中心对称图形；所述栅极绝缘层在所述栅极之上，且所述栅极绝缘层在衬底上的正投影为与所述第一中心对称图形同心的中心对称图形；所述有源层与所述源极均设于所述栅极绝缘层上，所述源极围绕在所述有源层的外周缘，所述源极在所述衬底上的正投影与所述有源层在所述衬底上的正投影均为与所述第一中心对称图形同心的中心对称图 形；所述钝化层位于所述源极及所述有源层之上，所述钝化层在所述衬底上的正投影为与所述第一中心对称图形同心的中心对称图形，所述钝化层上对应所述有源层的区域设有导通孔，所述导通孔的轴线通过所述第一中心对称图形的对称中心；所述漏极位于所述导通孔内并与所述有源层电连接；所述像素电极位于所述钝化层和所述绝缘保护层之上，所述像素电极的一端与所述漏极相连。
一种液晶面板，包括上述的薄膜晶体管基板。
由此，本发明的薄膜晶体管基板的制备方法、薄膜晶体管基板及具有所述薄膜晶体管基板的液晶面板，通过在衬底上设置呈中心对称的薄膜晶体管，薄膜晶体管在各个弯曲方向上承受的应力和应变相同，由此使得薄膜晶体管在各个弯曲方向上的电学特性均匀一致。并且此种中心对称结构，相比较其他非对称结构而言，由于不易出现薄膜晶体管的应力不对称效应，薄膜晶体管在弯曲时不易发生应力损坏，从而提升了薄膜晶体管的可靠性。
附图说明
为了更清楚地说明本发明实施例中的技术方案，下面将对实施例中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1是本发明实施例的制备方法的示意性流程图。
图2是本发明实施例的制备方法中形成栅极的示意图。
图3是本发明实施例的制备方法中形成栅极绝缘层的示意图。
图4是本发明实施例的制备方法中形成源极与有源层的示意图。
图5是本发明实施例的制备方法中离子注入的示意图。
图6是本发明实施例的制备方法中形成钝化层的示意图。
图7是本发明实施例的制备方法中形成漏极与像素电极的示意图。
具体实施方式
下面将结合本发明实施方式中的附图，对本发明实施方式中的技术方案进行清楚、完整地描述。
图1是本发明实施例的薄膜晶体管基板的制备方法100的示意性流程图。薄膜晶体管基板是液晶面板的重要组件之一。薄膜晶体管基板包括衬底，所述衬底一般为玻璃板或PI膜(PolyimideFilm，聚酰亚胺薄膜)。所述衬底上设有薄膜晶体管阵列、扫描线、数据线，及驱动芯片等。如图1所示，制备方法100包括：
S101，在所述衬底上形成栅极，所述栅极在所述衬底上的正投影为第一中心对称图形；
S102，在所述栅极上形成栅极绝缘层，所述栅极绝缘层在所述衬底上的正投影为与所述第一中心对称图形同心的中心对称图形；
S103，在所述栅极绝缘层上形成有源层以及源极，所述源极围绕在所述有源层的外周缘，所述源极在所述衬底上的正投影与所述有源层在所述衬底上的正投影均为与所述第一中心对称图形同心的中心对称图形；
S104，在所述源极及所述有源层上形成钝化层，所述钝化层在所述衬底上的正投影为与所述第一中心对称图形同心的中心对称图形，所述钝化层上对应所述有源层的区域设有导通孔，所述导通孔的轴线通过所述第一中心对称图形的对称中心；
S105，在所述导通孔内生成漏极，所述漏极与所述有源层电连接；在所述钝化层和所述绝缘保护层上生成像素电极，所述像素电极的一端与所述漏极相连。
具体而言，如图2所示，在S101中，通过物理气相沉积在衬底201上沉积一层金属层，所述金属层的材料包括但不限于铝或钼。然后使用构图工艺对所述金属层进行图案化处理，最终生成栅极202。栅极202在衬底201上的正投影为第一中心对称图形。本实施例中，优选的，所述第一中心对称图形为圆形。在其他实施例中，还可以通过其他常规工艺形成栅极202，和/或栅极202在衬底201上的正投影为其他中心对称图形，例如，正方形。
如图3所示，在S102中，在栅极202之上，通过化学气相沉积沉积一层栅极绝缘层203，栅极绝缘层203的材料包括但不限于氮化硅或氧化硅。栅极绝缘层203完全包覆栅极202，起到将栅极202与其他沉积层隔绝的作用。栅极绝缘层203在衬底201上的正投影为圆形，并与栅极202在衬底201上的正 投影同心。在其他实施例中，还可以通过其他常规工艺形成所述栅极绝缘层，和/或栅极绝缘层203在衬底201上的正投影为其他中心对称图形，例如，正方形。
如图4所示，在S103中，在栅极绝缘层203之上，形成有源层204以及源极205。源极205贴合并围绕在有源层204的外周缘，源极205在衬底201上的正投影为圆形，有源层204在衬底201上的正投影为圆环形，且源极205及有源层204在衬底201上的正投影均与所述第一中心对称图形同心。在其他实施例中，源极205与有源层204在衬底201上的正投影可以为其他中心对称图形，例如，正方形。
进一步的，在S103中，所述在所述栅极绝缘层上形成有源层以及源极包括：
在所述栅极绝缘层上形成半导体层，所述半导体层在所述衬底上的正投影为第二中心对称图形，所述第二中心对称图形与所述第一中心对称图形同心；
在所述栅极绝缘层上除所述半导体层之外的区域涂布第一光阻层，在所述半导体层上涂布第二光阻层，所述第二光阻层在所述衬底上的正投影为与所述第一中心对称图形同心的中心对称图形，所述半导体层上涂覆有所述第二光阻层的部分作为所述有源层；
对所述半导体层上除涂覆有所述第二光阻层之外的区域进行离子注入，以将所述半导体层中除所述有源层之外的部分转变为所述源极；
除去所述第一光阻层与所述第二光阻层。
具体的，如图5所示，在栅极绝缘层203之上沉积一层半导体层206，半导体层206覆盖部分栅极绝缘层203。半导体层206在衬底201上的正投影为与所述第一中心对称图形同心的圆形。半导体层206的材料包括但不限于非晶硅或铟镓锌氧化物。当使用非晶硅时，通过化学气相沉积将非晶硅材料沉积在栅极绝缘层203之上形成半导体层206；当使用铟镓锌氧化物时，通过物理气相沉积将铟镓锌氧化物沉积在栅极绝缘层203之上形成半导体层206。之后，分别在栅极绝缘层203上除半导体层206之外的区域涂布第一光阻层207、在半导体层206上涂布第二光阻层208，第二光阻层208在衬底201上的正投影为圆形，且第二光阻层208在衬底201上的正投影与所述第一中心对称图形同 心。第一光阻层207与第二光阻层208的作用是将不进行离子注入的区域予以遮盖保护。接着，如图5中的箭头所示，对半导体层206上未涂布光阻的区域进行离子注入，以将这部分的材料进行表面改性，使其转变为源极205。而半导体层206中除源极205之外的部分，即涂布有第二光阻层208的部分，则作为有源层204。待离子注入完成之后，除去第一光阻层207与第二光阻层208。在其他实施例中，半导体层206和第二光阻层208在衬底201上的正投影可以为其他中心对称图形，例如，正方形。在其他实施例中，还可以不使用离子注入、而直接采用其他常规工艺，来形成有源层204以及源极205。
如图6所示，在S104中，通过化学气相沉积在有源层204以及源极205上形成一层钝化层209，钝化层209在衬底201上的正投影为与所述第一中心对称图形同心的圆形，钝化层209的材料包括但不限于氮化硅或氧化硅。钝化层209上对应有源层204的区域设有导通孔210，导通孔210的轴线通过所述第一中心对称图形的对称中心，即导通孔210与有源层204同心。在其他实施例中，还可以通过其他常规工艺形成钝化层209，和/或钝化层209在衬底201上的正投影可以为其他中心对称图形，例如，正方形。
如图7所示，在S105中，使用物理气相沉积和构图工艺同时形成漏极211与像素电极212。漏极211位于导通孔210内，与有源层204电连接。漏极211在衬底201上的正投影为与所述第一中心对称图形同心的圆形。像素电极212位于钝化层209和绝缘保护层203上，像素电极212的一端与漏极211相连，另一端位于薄膜晶体管的像素单元内(图未示)。本实施例的方案可同时形成漏极211与像素电极212，相比较依次形成漏极211与像素电极212的方案，简化了工序、提升了生产效率、降低了生产成本。当然，在其他实施例中，可以通过其他常规工艺，依次形成漏极211与像素电极212。
由此，本发明的薄膜晶体管基板的制备方法100，通过在衬底上设置呈中心对称的薄膜晶体管，薄膜晶体管在各个弯曲方向上承受的应力和应变相同，由此使得薄膜晶体管在各个弯曲方向上的电学特性均匀一致。并且此种中心对称结构，相比较其他非对称结构而言，由于不易出现薄膜晶体管的应力不对称效应，薄膜晶体管在弯曲时不易发生应力损坏，从而提升了薄膜晶体管的可靠性。
以上结合图1详细描述了本发明实施例的薄膜晶体管基板的制备方法。下面将结合图7描述本发明实施例的薄膜晶体管基板。
如图7所示，本实施例的薄膜晶体管基板200包括衬底201、栅极202、栅极绝缘层203、有源层204、源极205、钝化层209、漏极211和像素电极212。薄膜晶体管基板200采用上述方法实施例中描述的制备方法制造。
衬底201为曲面玻璃板或者可挠式玻璃板。衬底201上设有薄膜晶体管阵列、扫描线、数据线，及驱动芯片等(图未示)。曲面或者可挠式的衬底，适应性强、柔韧性高，更适用于制作柔性屏。在其他实施例中，衬底201还可以是其他材料层，如PI膜。
栅极202设于衬底201上。栅极202在衬底201上的正投影为第一中心对称图形，优选的，本实施例中，所述第一中心对称图形为圆形。在其他实施例中，所述第一中心对称图形为其他中心对称图形，例如为正方形。
栅极绝缘层203设于衬底201上，并完全包覆栅极202。栅极绝缘层203呈中心对称结构。栅极绝缘层203在衬底201上的正投影为圆形，并与栅极202在衬底201上的正投影同心。
有源层204与源极205均设于栅极绝缘层203上。源极205贴合并围绕在有源层204的外周缘，源极205在衬底201上的正投影为圆形，有源层204在衬底201上的正投影为圆环形，且源极205及有源层204在衬底201上的正投影均与所述第一中心对称图形同心。在其他实施例中，源极205与有源层204在衬底201上的正投影可以为其他中心对称图形，例如，正方形。
钝化层206设于有源层204以及源极205上。钝化层209在衬底201上的正投影为与所述第一中心对称图形同心的圆形。钝化层209上对应有源层204的区域设有导通孔210，导通孔210的轴线通过所述第一中心对称图形的对称中心，即导通孔210与有源层204同心。在其他实施例中，钝化层209在衬底201上的正投影可以为其他中心对称图形，例如，正方形。
漏极211位于导通孔210内，与有源层204电连接。漏极211在衬底201上的正投影为与所述第一中心对称图形同心的圆形。像素电极212位于钝化层209和绝缘保护层203上，像素电极212的一端与漏极211相连，另一端位于薄膜晶体管的像素单元内(图未示)。
本发明实施例还提供了一种液晶面板(图未示)，所述液晶面板具有上述实施例描述的薄膜晶体管基板200。
以上所述，仅为本发明的具体实施方式，但本发明的保护范围并不局限于此，任何熟悉本技术领域的技术人员在本发明揭露的技术范围内，可轻易的想到各种等效的修改或替换，这些修改或替换都应涵盖在本发明的保护范围之内。因此，本发明的保护范围应以权利要求的保护范围为准。

Claims (10)

  1. 一种薄膜晶体管基板的制备方法，所述薄膜晶体管基板具有衬底，其特征在于，所述制备方法包括：
    在所述衬底上形成栅极，所述栅极在所述衬底上的正投影为第一中心对称图形；
    在所述栅极上形成栅极绝缘层，所述栅极绝缘层在所述衬底上的正投影为与所述第一中心对称图形同心的中心对称图形；
    在所述栅极绝缘层上形成有源层以及源极，所述源极围绕在所述有源层的外周缘，所述源极在所述衬底上的正投影与所述有源层在所述衬底上的正投影均为与所述第一中心对称图形同心的中心对称图形；
    在所述源极及所述有源层上形成钝化层，所述钝化层在所述衬底上的正投影为与所述第一中心对称图形同心的中心对称图形，所述钝化层上对应所述有源层的区域设有导通孔，所述导通孔的轴线通过所述第一中心对称图形的对称中心；
    在所述导通孔内生成漏极，所述漏极与所述有源层电连接；在所述钝化层和所述绝缘保护层上生成像素电极，所述像素电极的一端与所述漏极相连。
  2. 根据权利要求1所述的制备方法，其特征在于，所述在所述栅极绝缘层上形成有源层以及源极包括：
    在所述栅极绝缘层上形成半导体层，所述半导体层在所述衬底上的正投影为第二中心对称图形，所述第二中心对称图形与所述第一中心对称图形同心；
    在所述栅极绝缘层上除所述半导体层之外的区域涂布第一光阻层，在所述半导体层上涂布第二光阻层，所述第二光阻层在所述衬底上的正投影为与所述第一中心对称图形同心的中心对称图形，所述半导体层上涂覆有所述第二光阻层的部分作为所述有源层；
    对所述半导体层上除涂覆有所述第二光阻层之外的区域进行离子注入，以将所述半导体层中除所述有源层之外的部分转变为所述源极；
    除去所述第一光阻层与所述第二光阻层。
  3. 根据权利要求1所述的制备方法，其特征在于，所述栅极、所述栅极 绝缘层、所述源极、所述有源层以及所述漏极在所述衬底上的正投影为圆形或正方形。
  4. 根据权利要求2所述的制备方法，其特征在于，所述栅极、所述栅极绝缘层、所述源极、所述有源层以及所述漏极在所述衬底上的正投影为圆形或正方形。
  5. 根据权利要求2所述的制备方法，其特征在于，所述在所述栅极绝缘层上形成半导体层包括：
    使用化学气相沉积将非晶硅材料沉积在所述栅极绝缘层上以形成所述半导体层；或使用物理气相沉积将铟镓锌氧化物沉积在所述栅极绝缘层上以形成所述半导体层。
  6. 根据权利要求1所述的制备方法，其特征在于，通过物理气相沉积和构图工艺同时形成所述漏极与所述像素电极。
  7. 根据权利要求2所述的制备方法，其特征在于，通过物理气相沉积和构图工艺同时形成所述漏极与所述像素电极。
  8. 根据权利要求4所述的制备方法，其特征在于，通过物理气相沉积和构图工艺同时形成所述漏极与所述像素电极。
  9. 一种薄膜晶体管基板，包括衬底，其特征在于，所述薄膜晶体管基板还包括：
    栅极、栅极绝缘层、有源层、源极、钝化层、漏极和像素电极；所述栅极设于所述衬底上，所述栅极在所述衬底上的正投影为第一中心对称图形；所述栅极绝缘层在所述栅极之上，且所述栅极绝缘层在衬底上的正投影为与所述第一中心对称图形同心的中心对称图形；所述有源层与所述源极均设于所述栅极绝缘层上，所述源极围绕在所述有源层的外周缘，所述源极在所述衬底上的正投影与所述有源层在所述衬底上的正投影均为与所述第一中心对称图形同心的中心对称图形；所述钝化层位于所述源极及所述有源层之上，所述钝化层在所述衬底上的正投影为与所述第一中心对称图形同心的中心对称图形，所述钝化层上对应所述有源层的区域设有导通孔，所述导通孔的轴线通过所述第一中心对称图形的对称中心；所述漏极位于所述导通孔内并与所述有源层电连接；所述像素电极位于所述钝化层和所述绝缘保护层之上，所述像素电极的一端与 所述漏极相连。
  10. 一种液晶面板，其特征在于，包括如权利要求9所述的薄膜晶体管基板。
PCT/CN2016/078037 2016-03-17 2016-03-31 薄膜晶体管基板的制备方法、薄膜晶体管基板和液晶面板 Ceased WO2017156799A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/100,297 US10082714B2 (en) 2016-03-17 2016-03-31 Thin-film transistor substrate manufacturing method, thin-film transistor substrate, and liquid crystal panel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610153360.4 2016-03-17
CN201610153360.4A CN105575910B (zh) 2016-03-17 2016-03-17 薄膜晶体管基板的制备方法、薄膜晶体管基板和液晶面板

Publications (1)

Publication Number Publication Date
WO2017156799A1 true WO2017156799A1 (zh) 2017-09-21

Family

ID=55885889

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/078037 Ceased WO2017156799A1 (zh) 2016-03-17 2016-03-31 薄膜晶体管基板的制备方法、薄膜晶体管基板和液晶面板

Country Status (3)

Country Link
US (1) US10082714B2 (zh)
CN (1) CN105575910B (zh)
WO (1) WO2017156799A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106876386B (zh) * 2017-02-17 2019-12-20 京东方科技集团股份有限公司 薄膜晶体管及其制备方法、阵列基板、显示面板
CN107086227B (zh) * 2017-05-11 2020-02-21 京东方科技集团股份有限公司 发光电路、电子装置、薄膜晶体管及其制备方法
CN110048010A (zh) 2018-01-15 2019-07-23 京东方科技集团股份有限公司 发光场效应晶体管以及显示面板
CN108511625B (zh) 2018-04-17 2020-03-06 京东方科技集团股份有限公司 一种封装盖板、显示装置
WO2024165987A1 (en) * 2023-02-09 2024-08-15 Zinite Corporation Passivation elements of a thin film transistor

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020050599A1 (en) * 2000-10-28 2002-05-02 Lg.Philips Lcd Co., Ltd. Array substrate for liquid crystal display device and method for manufacturing the same
US20060102897A1 (en) * 2004-11-18 2006-05-18 Suh Min-Chul Organic thin film transistor and flat panel display including the same
CN104617154A (zh) * 2015-02-25 2015-05-13 友达光电股份有限公司 用于软性电子的薄膜晶体管及其形成方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101388414B (zh) * 2004-11-05 2011-01-26 财团法人工业技术研究院 塑料基板上的阻热结构
JP5243686B2 (ja) * 2005-04-28 2013-07-24 エルジー ディスプレイ カンパニー リミテッド 薄膜トランジスタ
KR20080002186A (ko) * 2006-06-30 2008-01-04 엘지.필립스 엘시디 주식회사 액정표시장치용 어레이 기판
US9112037B2 (en) * 2012-02-09 2015-08-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP6347704B2 (ja) * 2013-09-18 2018-06-27 株式会社半導体エネルギー研究所 半導体装置
CN104483793A (zh) * 2014-12-30 2015-04-01 深圳市华星光电技术有限公司 Tft-lcd像素结构及其制作方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020050599A1 (en) * 2000-10-28 2002-05-02 Lg.Philips Lcd Co., Ltd. Array substrate for liquid crystal display device and method for manufacturing the same
US20060102897A1 (en) * 2004-11-18 2006-05-18 Suh Min-Chul Organic thin film transistor and flat panel display including the same
CN104617154A (zh) * 2015-02-25 2015-05-13 友达光电股份有限公司 用于软性电子的薄膜晶体管及其形成方法

Also Published As

Publication number Publication date
US20180081214A1 (en) 2018-03-22
CN105575910A (zh) 2016-05-11
US10082714B2 (en) 2018-09-25
CN105575910B (zh) 2019-01-22

Similar Documents

Publication Publication Date Title
WO2017156799A1 (zh) 薄膜晶体管基板的制备方法、薄膜晶体管基板和液晶面板
CN105116655B (zh) 液晶显示面板、阵列基板及其制造方法
CN102569307B (zh) 薄膜晶体管基板及其制造方法
CN102636927A (zh) 阵列基板及其制造方法
TW201241964A (en) Semiconductor device and manufacturing method of semiconductor device
WO2015051639A1 (zh) 显示基板及其制造方法和柔性显示装置
WO2017215075A1 (zh) 一种阵列基板及其制备方法
WO2015143818A1 (zh) 阵列基板及其制造方法、显示装置
WO2015096307A1 (zh) 氧化物薄膜晶体管、显示器件、及阵列基板的制造方法
CN103413782B (zh) 一种阵列基板及其制作方法和显示面板
WO2015096381A1 (zh) 阵列基板及其制造方法和显示装置
CN109755260A (zh) 一种显示面板、显示面板的制造方法和显示装置
WO2018196403A1 (zh) 阵列基板及其制作方法、显示装置
CN108400110A (zh) 薄膜晶体管阵列基板及其制备方法
CN108231553A (zh) 薄膜晶体管的制作方法及阵列基板的制作方法
TW200524169A (en) Thin film transistor integrated circuit device, active matrix display device and methods of producing the devices
CN105355589B (zh) 阵列基板及其制造方法
WO2015003609A1 (zh) 一种具有隔离层的复合衬底及其制造方法
WO2018157573A1 (zh) 一种闸电极结构及其制造方法和显示装置
WO2015180357A1 (zh) 阵列基板及其制作方法和显示装置
WO2014005348A1 (zh) 一种阵列基板的制作方法、阵列基板和液晶显示装置
CN105914213A (zh) 阵列基板及其制备方法
CN106876387B (zh) 一种阵列基板及其制造方法
TW202022464A (zh) 陣列基板及其製造方法
WO2015024332A1 (zh) 显示装置、阵列基板、像素结构及其制造方法

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 15100297

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16893963

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 16893963

Country of ref document: EP

Kind code of ref document: A1