WO2017150060A1 - 実装構造及びモジュール - Google Patents

実装構造及びモジュール Download PDF

Info

Publication number
WO2017150060A1
WO2017150060A1 PCT/JP2017/003617 JP2017003617W WO2017150060A1 WO 2017150060 A1 WO2017150060 A1 WO 2017150060A1 JP 2017003617 W JP2017003617 W JP 2017003617W WO 2017150060 A1 WO2017150060 A1 WO 2017150060A1
Authority
WO
WIPO (PCT)
Prior art keywords
terminal
terminals
wiring
insulating film
mounting structure
Prior art date
Application number
PCT/JP2017/003617
Other languages
English (en)
French (fr)
Inventor
幸平 松丸
Original Assignee
株式会社フジクラ
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社フジクラ filed Critical 株式会社フジクラ
Priority to US15/746,900 priority Critical patent/US10763200B2/en
Priority to CA2997607A priority patent/CA2997607C/en
Priority to CN201780002482.6A priority patent/CN107924847B/zh
Publication of WO2017150060A1 publication Critical patent/WO2017150060A1/ja

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
    • H01L2224/10152—Auxiliary members for bump connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/10175—Flow barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81417—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/81424—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81439—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81444—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81447—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81455—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/81466—Titanium [Ti] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/81471—Chromium [Cr] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15192—Resurf arrangement of the internal vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/15323—Connection portion the connection portion being formed on the die mounting surface of the substrate being a land array, e.g. LGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress

Definitions

  • the present invention relates to a mounting structure in which a semiconductor device is mounted on a wiring board and a module including the mounting structure.
  • Flip chip bonding is a mounting method in which a plurality of terminals of a semiconductor device such as an IC and a plurality of terminals of a wiring board are opposed to each other and the terminals are connected together via bumps such as solder in a face-down manner (for example, (See Patent Document 1).
  • a photosensitive insulating film is provided as a solder resist.
  • 9A and 9B show the problems of the prior art.
  • the wiring 12 extending from the terminal 13 of the wiring board (not shown) connected to the terminal 21 of the semiconductor device (not shown) via the bump 16 is covered with the photosensitive insulating film 15. Has no part. In this case, the wiring 12 is exposed, and a part of the solder spreads from the bump 16 onto the wiring 12. If the protrusion 16a is formed on the thin wiring 12, the wiring 12 may be broken by the thermal stress of the protrusion 16a. Further, if the solder wets and spreads on the wiring 12 thinner than the terminal 13, the shape of the solder cannot be controlled, and the symmetry of the shape of the bump 16 may be lost. In particular, when a high-frequency signal is transmitted between the semiconductor device and the wiring, the protruding portion 16a may become an oscillating portion or a stub, which may deteriorate transmission loss.
  • the opening of the photosensitive insulating film is made smaller than the terminal of the wiring board, wetting and spreading of solder from the terminal to the wiring can be avoided.
  • a photosensitive insulating film is formed on a wiring board by photolithography, high accuracy equivalent to that of a terminal of a semiconductor device is required, resulting in an increase in manufacturing cost of the wiring board.
  • Patent Document 1 describes a technique for preventing the spread of solder by covering the exposed wiring with a photosensitive insulating film by making the opening of the photosensitive insulating film larger than the terminals of the wiring board.
  • this technique is effective only when the positional alignment between the wiring board and the photosensitive insulating film is completely the same.
  • paragraphs 0035 to 0039 of Patent Document 1 there are examples such as a terminal size of 0.15 to 0.85 mm and a wiring width of 0.1 to 0.15 mm.
  • the wiring When the wiring is drawn out from the terminal in the depth direction of the substrate, the wiring is not exposed even if the opening of the photosensitive insulating film is displaced from the position of the terminal, so that wetting and spreading of the solder can be prevented.
  • the number of processes increases in order to increase the number of wiring boards, and the manufacturing cost increases.
  • stress such as shrinkage due to solidification of solder is generated directly under the bumps. There is a risk that the reliability of the connection deteriorates.
  • the multilayer structure has a structure in which the interlayer insulating film is sandwiched between conductors, there is a possibility that transmission loss may be deteriorated due to an increase in capacitance (capacitance) component.
  • capacitance capacitance
  • the wavelength of a signal transmitted to the conductors is shortened, and the frequency characteristics are changed as compared with a case where a multilayer structure is not used.
  • This invention is made in view of the said situation, and makes it a subject to provide the module provided with the mounting structure which can suppress the wet spread of the bump on wiring easily, and the said mounting structure.
  • a mounting structure includes a semiconductor device having a first terminal, a second terminal disposed opposite to the first terminal and having a first end, Electrical connection between the wiring drawn out from the end face of the first end, a wiring board having a photosensitive insulating film covering the wiring and the first end, and the first terminal and the second terminal And a bump connected to.
  • the semiconductor device includes a plurality of the first terminals, the wiring board includes a plurality of the second terminals and a plurality of the wirings, and the plurality of the first terminals and the plurality of the second terminals.
  • the plurality of bumps are provided between the plurality of first terminals, and the plurality of first terminals are provided in parallel with a peripheral portion of the semiconductor device, and the plurality of the first terminals correspond to the plurality of first terminals. Two terminals and the plurality of bumps may be provided in parallel.
  • a plurality of third terminals are provided at ends opposite to the plurality of second terminals, and the plurality of third terminals are arranged in parallel at a wider pitch than the plurality of first terminals. It may be provided.
  • the coverage with which the photosensitive insulating film covers the plurality of second terminals may be equal among the plurality of second terminals.
  • the wiring board has a plurality of the first end portions, and an end portion of the photosensitive insulating film covering the plurality of first end portions is along a parallel direction of the plurality of second terminals. It may be formed.
  • the module which concerns on the 2nd aspect of this invention is equipped with the mounting structure which concerns on the said aspect.
  • the alignment shift can be allowed at the position where the photosensitive insulating film covers the side from which the wiring of the second terminal is drawn out, it is possible to easily suppress the wetting and spreading of the bump on the wiring. Can do.
  • FIG. 3 is a plan view illustrating a mounting structure according to the first embodiment.
  • FIG. 3 is a cross-sectional view showing a mounting structure of Example 1.
  • 6 is a plan view showing a mounting structure of Example 2.
  • FIG. 6 is a cross-sectional view showing a mounting structure of Example 2.
  • FIG. 6 is a plan view showing a mounting structure of Example 3.
  • FIG. 6 is a cross-sectional view showing a mounting structure of Example 3.
  • FIG. 3 is a plan view illustrating a mounting structure of Example 3.
  • FIG. 6 is a plan view showing a wiring board of Example 4.
  • FIG. 10 is a plan view showing a mounting structure of Comparative Example 1.
  • FIG. 10 is a cross-sectional view showing a mounting structure of Comparative Example 1.
  • FIG. 10 is an enlarged plan view showing the periphery of a bump showing the mounting structure of Comparative Example 1.
  • FIG. 10 is a plan view showing a mounting structure of Comparative Example 2.
  • FIG. 10 is a cross-sectional view showing a mounting structure of Comparative Example 2.
  • FIG. 10 is an enlarged plan view showing the periphery of a bump showing the mounting structure of Comparative Example 2.
  • FIG. It is a top view explaining the wetting spread of the solder on a wiring from a bump. It is a perspective view explaining the wetting spread of the solder on a wiring from a bump.
  • the mounting structure according to the present embodiment includes a semiconductor device 20 having a first terminal 21 and a wiring board 10 having a second terminal 13 disposed to face the first terminal 21. And a bump 16 that electrically connects the first terminal 21 and the second terminal 13.
  • the wiring board 10 has a wiring 12 and terminals 13 and 14 on an insulating substrate 11.
  • the terminal 13 connected to the first terminal 21 via the bump 16 is referred to as the second terminal 13
  • the terminal 14 provided at the end opposite to the second terminal 13 of the wiring 12 is referred to as the third terminal 14.
  • the first terminal 21 is the terminal 21 of the semiconductor device 20.
  • the wiring 12 is covered with a photosensitive insulating film 15 over the entire length.
  • the photosensitive insulating film 15 is provided as a solder resist.
  • each terminal 13, 14 is larger than the width of the wiring 12.
  • the photosensitive insulating film 15 covers only the side from which the wiring 12 is drawn out (the first end portion 13 b constituting a part of the second terminal 13) on the second terminal 13. That is, the second terminal 13 has an exposed portion 13a that is not covered with the photosensitive insulating film 15 and a covering portion 13b that is covered with the photosensitive insulating film 15, and the covering portion 13b is connected to the second terminal 13 ( The second terminal 13 is disposed only on the side from which the wiring 12 is drawn out from the end surface 13e of the first end 13b (the first end 13b constituting a part of the second terminal 13).
  • the covering portion 13b constitutes a part of the second terminal 13, and the covering portion 13b corresponds to the first end portion 13b.
  • the length of the end 15 a of the photosensitive insulating film 15 across the second terminal 13 is greater than the width of the wiring 12.
  • the end 15a of the photosensitive insulating film 15 has a shape extending substantially linearly along the direction in which the plurality of second terminals 13 are arranged in parallel.
  • the exposed portion 13a is provided at the end (second end) on the opposite side of the second terminal 13 from the side from which the wiring 12 is drawn (first end). It is preferable that the dimension (area) on the plane of the exposed portion 13a is equal to or wider than the dimension (area) of the opposed first terminal 21. In other words, the exposed portion 13 a is preferably provided on the outside (outside) of the region facing the first terminal 21 on the wiring substrate 10. This makes it difficult for the bump 16 to spread out from the exposed portion 13a to the outside, and even if the solder protrudes to the outside, the bump 16 is on the photosensitive insulating film 15, so that it can be prevented from adhering to the wiring 12.
  • the shape of the bump 16 can be controlled by the end 15a of the photosensitive insulating film 15, and an asymmetric shape such as a protrusion can be suppressed. By making the shape of the bump 16 highly symmetric and having a small amount of unevenness, signal degradation can be suppressed even when a high-frequency signal is transmitted. Examples of the symmetry of the shape of the second terminal 13 or the exposed portion 13a of the second terminal 13 include line symmetry with respect to the drawing direction (length direction) of the wiring 12, and line symmetry with respect to the width direction.
  • the wiring 12 Since the wiring 12 is drawn out in the plane direction of the wiring board 10 from the second terminal 13 (the end surface 13e of the first end 13b in the second terminal 13), the wiring 12 is not disposed directly below the bump 16 and is soldered. Stress such as shrinkage accompanying solidification of the wire hardly affects the wiring 12, and reliability can be ensured.
  • an insulator (dielectric) such as an interlayer insulating film is not interposed between the wiring 12 and the second terminal 13, and the wiring 12 Since this is a single layer, transmission loss due to a capacitive component can also be suppressed.
  • the lead-out direction of the wiring 12 is the left-right direction (the direction from the third terminal toward the second terminal).
  • the length of the second terminal 13 of the wiring board 10 is the semiconductor device. It is preferable that the length of the 20 first terminals 21 is longer. The difference between the length of the second terminal 13 and the length of the first terminal 21 is preferably equal to or greater than the length of the alignment shift.
  • the accuracy in patterning the photosensitive insulating film 15 on the wiring substrate 10 by photolithography can be made lower than the position accuracy of the terminals 21 of the semiconductor device 20 (error is increased). Relatively inexpensive processes and equipment can be used. As a result, the cost of the mounting process can be reduced.
  • the plurality of third terminals 14 are provided in parallel at a larger pitch than the plurality of second terminals 13.
  • the third terminal 14 can be used for signal transmission, power supply, and the like by electrically connecting the wiring board 10 to an external circuit (not shown).
  • the periphery of the third terminal 14 is covered with a photosensitive insulating film 15, and the upper surface of the third terminal 14 is exposed through the opening 15 b of the photosensitive insulating film 15. Since the position accuracy of the end 15a of the photosensitive insulating film 15 may be low, the position accuracy of the openings 15b can be lowered by increasing the pitch of the third terminals 14.
  • the plurality of first terminals 21 are provided in parallel to the peripheral portion on the lower surface of the semiconductor device 20.
  • the second terminal 13 is provided to face the first terminal 21, and the bumps 16 are provided at locations where the first terminal 21 and the second terminal 13 face each other.
  • the pitch of the second terminals 13 is equal to the pitch of the first terminals 21. Since the third terminals 14 are arranged in the peripheral portion of the wiring substrate 10, a wide pitch can be secured without being restricted by the dimensions of the semiconductor device 20.
  • the photosensitive insulating film 15 is not disposed between the first terminal 21 and the second terminal 13.
  • a material (resin) having a low dielectric constant and dielectric loss tangent can be selected, and the influence of frequency changes can be achieved by shortening the wavelength. Can be suppressed.
  • the photosensitive insulating film 15 may be selected from a material (resin) having a low dielectric constant and dielectric loss tangent, but a more preferable material can be selected from the viewpoints of photosensitivity and photolithography process.
  • the covering portion 13 b of the second terminal 13 includes a straight line L1 along the boundary between the second terminal 13 and the wiring 12 and a straight line L2 along the end portion 15 a of the photosensitive insulating film 15. It has a dimension (length) corresponding to the distance. Therefore, the exposure of the wiring 12 can be prevented as long as the deviation of the end 15a of the photosensitive insulating film 15 does not reach the wiring 12 side (position close to the wiring 12) from the straight line L1. For this reason, the distance between the designed straight line L1 and straight line L2 is preferably larger than the error range due to the alignment shift of the photosensitive insulating film 15 with respect to the pattern of the wiring 12. As a result, the wiring 12 can be prevented from being exposed from the photosensitive insulating film 15 even if there is misalignment.
  • the ratio of the area of the covering portion 13b to the area of the second terminal 13 is determined by the photosensitive insulating film 15 being the second terminal 13. Is the coating rate for coating. It is preferable that the coverage of each second terminal 13 among the plurality of second terminals 13 is equal. Since the coverage of each second terminal 13 is equal, the size (size) of the bump 16 formed on the exposed portion 13a becomes uniform, and variation between terminals can be suppressed. Examples of the coverage include 50% or less of the area of the second terminal 13, for example, about 30%, about 20%, about 10%, about 5%, and the like. Examples of the variation in the coverage include 20% or less, 10% or less, 5% or less, etc. of the area of the second terminal 13.
  • the end portions 15 a of the photosensitive insulating film 15 along the covering portions 13 b of the plurality of second terminals 13 are preferably along the parallel direction of the plurality of second terminals 13. Thereby, even if there exists alignment shift, the variation in the coverage of each 2nd terminal 13 along the same parallel direction can be suppressed.
  • Examples of the semiconductor device 20 include a semiconductor circuit such as an IC (integrated circuit).
  • IC integrated circuit
  • the arrangement of the first terminals 21 in the semiconductor device 20 it is preferable that the first terminals 21 are arranged in parallel along the side of the semiconductor device 20, one row at a time or two or more sides.
  • Examples of the arrangement of the sides on which the first terminals 21 are arranged include two opposite sides, two adjacent sides, and four sides when the semiconductor device 20 is substantially square.
  • Examples of the wiring board 10 include an interposer board such as an FPC (flexible printed circuit).
  • the insulating substrate 11 of the wiring substrate 10 is not particularly limited, and examples thereof include a resin substrate such as polyimide, a glass substrate, a paper composite substrate, and various insulating substrates.
  • the conductor which comprises the wiring 12 and the terminals 13 and 14 is not specifically limited, 1 type, or 2 or more types, such as Cu, Ag, Al, Ni, Cr, Au, Ti, an alloy, are mentioned.
  • Conductive patterns such as the wiring 12 and the terminals 13 and 14 can be formed on one side or both sides of the insulating substrate 11 by plating, etching, paste, or the like.
  • Examples of the width of the wiring 12 are 100 ⁇ m or less, further 70 ⁇ m or less, for example, 20 to 70 ⁇ m.
  • Examples of the dimension of the second terminal 13 include 200 ⁇ m or less, 150 ⁇ m or less, and further 100 ⁇ m or less, for example, 30 to 100 ⁇ m.
  • Examples of the photosensitive insulating film 15 include a solder resist such as a photosensitive epoxy resin.
  • Examples of the bumps 16 include molten solder, plating pillars, stud bumps, and the like.
  • a gap between the upper surface of the wiring substrate 10 and the lower surface of the semiconductor device 20 can be filled with an insulating material such as an underfill agent or a sidefill agent at least around the bump 16.
  • Examples of the insulating material for filling include thermosetting resins such as epoxy.
  • Example 1 3A and 3B show the mounting structure of the first embodiment.
  • the mounting structure according to the first embodiment constitutes a module structure of an interposer substrate on which an IC is mounted as the semiconductor device 20.
  • the wiring board 10A according to the first embodiment is an interposer board, and connects an IC terminal (first terminal 21) with a narrow pitch of about 100 ⁇ m and an FPC terminal (third terminal 14) with a wide pitch of about 500 ⁇ m.
  • the photosensitive insulating film 15 completely covers the wiring 12. However, in the region surrounded by the IC I / O terminal (second terminal 13), the photosensitive insulating film 15 is opened inside the end portion 15 a. is doing.
  • the width of the second terminal 13 (the dimension in the pitch direction, the width of the second terminal 13 in the direction in which the plurality of second terminals are arranged) is, for example, 70 ⁇ m.
  • the width of the wiring 12 is, for example, 30 ⁇ m.
  • the wiring 12 and the terminals 13 and 14 are formed on the same plane of the insulating substrate 11.
  • the length (the length of the covering portion (first end) 13b in the longitudinal direction of the second terminal 13a) shown in FIG. 2 is a dimension (for example, 30 ⁇ m) that can absorb the alignment shift (for example, 20 ⁇ m) between the wiring 12 and the photosensitive insulating film 15. ).
  • the length of the terminal 13 in the direction in which the wiring 12 is drawn out is, for example, the total (for example, 100 ⁇ m) of the width of the terminal 13 and the dimension capable of absorbing the alignment deviation.
  • the shape of the portion of the terminal 13 that is exposed without being covered with the photosensitive insulating film 15 (that can be connected to the bump 16) is a quadrangle and has symmetry.
  • the underfill agent 17 such as epoxy is filled around the bump 16 for stress relaxation.
  • the bump 16 is formed from solder, and the height of the bump 16 is, for example, 50 ⁇ m.
  • Example 2 shows a mounting structure of the second embodiment.
  • the configuration of the wiring board 10B is the same as that of the first embodiment, but the insulating material disposed around the bumps 16 is the side fill agent 18.
  • the side fill agent 18 (for example, epoxy) is disposed only on the periphery of the lower surface of the semiconductor device 20 where the first terminals 21 and the bumps 16 are provided by adjusting the viscosity.
  • a cavity 19 is formed between the semiconductor device 20 and the wiring substrate 10B (specifically, between the insulating substrate 11).
  • transmission loss may be deteriorated by a dielectric between the IC and the interposer.
  • a gas (air or the like) having a low dielectric constant is arranged in the cavity 19. Therefore, stress relaxation is achieved without deteriorating transmission loss compared to the underfill agent 17 of the first embodiment. Function can be obtained.
  • Example 3 show the mounting structure of the third embodiment.
  • the third terminal 14 constitutes a card edge connector.
  • 5A and 5B illustrate the case where the underfill agent 17 similar to that in the first embodiment is used, the side fill agent 18 may be used as in the second embodiment. Is possible.
  • An end portion 15c of the photosensitive insulating film 15 in contact with the card edge connector is, for example, linear.
  • Example 4 In FIG. 6, the shape of the 2nd terminal and photosensitive insulating film in the wiring board of Example 4 is shown.
  • the second terminal 13 has a square shape, but in FIG. 6, the second terminal 13 has a substantially circular shape.
  • the planar shape of the second terminal 13 in the fourth embodiment is an ellipse such as an ellipse.
  • a shape (oval shape) in which a semicircle is combined with both short sides of a rectangle can be given.
  • the shape of the exposed portion 13a of the second terminal 13 is preferable because both the covering portion 13b side and the opposite side of the covering portion 13b are curved, and the shape of the bump 16 is highly symmetrical.
  • FIG. 7A to 7C show the mounting structure of Comparative Example 1.
  • FIG. The photosensitive insulating film 15 has an opening 15 d for each second terminal 13, and the periphery of the opening 15 d covers the periphery of the second terminal 13 over the entire circumference.
  • FIG. 1 A wiring 12 is drawn from the terminal 13 in the depth direction of the insulating substrate 11, and an interlayer insulating film 31 is provided between the wiring 12 and the terminal 13.
  • an opening is formed in the interlayer insulating film 31, and conductors 33 and 34 are provided in the opening of the interlayer insulating film 31 to connect the terminals 13 and 14 and the wiring 12. Etc., and the manufacturing cost increases.
  • connection reliability may be deteriorated. is there.
  • the interlayer insulating film 31 is interposed between the wiring 12 and the terminals 13 and 14, there is a concern that the transmission loss is deteriorated due to the capacitive component and the design is complicated due to the shortening of the wavelength.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

実装構造であって、第１端子を有する半導体装置と、前記第１端子に対向して配置され、第１端部を有する第２端子と、前記第１端部の端面より引き出された配線と、前記配線及び前記第１端部を覆う感光性絶縁膜とを有する配線基板と、前記第１端子と前記第２端子との間を電気的に接続するバンプと、を備える。

Description

実装構造及びモジュール
　本発明は、配線基板上に半導体装置が実装された実装構造及び当該実装構造を備えるモジュールに関する。
　本願は、２０１６年２月２９日に日本に出願された特願２０１６－０３８２０７号に基づき優先権を主張し、その内容をここに援用する。
　電子機器の小型化及び高速化の要求に応えるため、半導体装置の実装技術においても小型化及び高速化が求められている。フリップチップボンディングは、ワイヤボンディングに比べて半導体装置の実装面積を小さく、かつ配線の長さを短くすることができる利点により、様々な電子機器において半導体装置の実装方式として採用されている。
　フリップチップボンディングとは、ＩＣ等の半導体装置の複数の端子と配線基板の複数の端子とを対向させ、フェースダウンで半田等のバンプを介して各端子を一括接続する実装方式である（例えば、特許文献１を参照）。配線を保護するため、ソルダーレジストとして感光性絶縁膜が設けられる。
日本国特開２００３－２３２４３号公報
　図９Ａおよび図９Ｂに従来技術の問題点を示す。図９Ａ及び図９Ｂでは、バンプ１６を介して半導体装置（図示略）の端子２１と接続している配線基板（図示略）の端子１３から伸びる配線１２が、感光性絶縁膜１５に被覆されていない部分を有する。この場合、配線１２が露出し、バンプ１６から配線１２上に半田の一部の濡れ拡がりが生じる。細い配線１２上に突出部１６ａが形成されると、突出部１６ａの熱応力により配線１２が破断するおそれがある。また、半田が端子１３より細い配線１２上に濡れ拡がると、半田の形状が制御できなくなり、バンプ１６の形状の対称性が失われるおそれがある。特に半導体装置と配線との間に高周波信号を伝送させる場合には、突出部１６ａが発振部となったり、スタブとなって伝送損失を劣化させたりする可能性があるため、好ましくない。
　配線基板の端子よりも感光性絶縁膜の開口を小さくしておけば、端子から配線への半田の濡れ拡がりを回避することができる。しかし、フォトリソグラフィーにより配線基板上に感光性絶縁膜を形成する際にも半導体装置の端子と同等の高い精度が必要となり、配線基板の製造コスト上昇を招く結果となる。
　特許文献１には、配線基板の端子よりも感光性絶縁膜の開口を大きくしておき、露出した配線を感光性絶縁膜で被覆することにより半田の濡れ拡がりを防ぐ技術が記載されている。しかし、この技術は、配線基板と感光性絶縁膜との間で位置アライメントが完全に一致している場合に限り効果を奏する。特許文献１の段落００３５～００３９には、端子サイズが０．１５～０．８５ｍｍ、配線幅が０．１～０．１５ｍｍといった例示があるが、さらなる小型化をするには、設備の性能、バラツキ等から発生するアライメントのズレが問題になる。つまり、端子と感光性絶縁膜との間でアライメントがずれると、配線の全体を感光性絶縁膜で覆うことができず、図９Ａおよび図９Ｂに示すような配線１２上への半田の濡れ拡がりを防ぐことができない。
　端子から基板の深さ方向に配線を引き出した場合には、感光性絶縁膜の開口が端子の位置からずれても配線が露出しないため、半田の濡れ拡がりを防ぐことができる。しかし、配線基板を多層化するために工程が増加し、製造コストが上昇する。また、多層化により端子から下方に配線を引き出した構造では、半導体装置の端子と配線基板の端子とをバンプで接続する際、半田の凝固に伴う収縮などの応力がバンプの直下に発生するため、接続の信頼性が悪化するおそれがある。さらに、多層構造は、層間絶縁膜を導体により挟み込む構造となるため、容量（キャパシタンス）成分の増加により伝送損失を悪化させるおそれがある。また、導体間に絶縁膜が配置されると、導体に伝送される信号の波長短縮が起こり、多層構造にしない場合に比べて周波数特性が変化するため、設計が複雑化する問題がある。
　本発明は、上記事情に鑑みてなされたものであり、配線上へのバンプの濡れ拡がりを容易に抑制することが可能な実装構造及び当該実装構造を備えるモジュールを提供することを課題とする。
　前記課題を解決するため、本発明の第一態様に係る実装構造は、第１端子を有する半導体装置と、前記第１端子に対向して配置され、第１端部を有する第２端子と、前記第１端部の端面より引き出された配線と、前記配線及び前記第１端部を覆う感光性絶縁膜とを有する配線基板と、前記第１端子と前記第２端子との間を電気的に接続するバンプと、を備える。
　前記半導体装置は、複数の前記第１端子を有し、前記配線基板は、複数の前記第２端子および複数の前記配線を有し、前記複数の前記第１端子と前記複数の前記第２端子との間に複数の前記バンプが設けられ、前記複数の前記第１端子は、前記半導体装置の周辺部に並列して設けられ、前記複数の前記第１端子に対応して前記複数の前記第２端子及び前記複数の前記バンプが並列して設けられていてもよい。
　前記複数の前記配線において前記複数の前記第２端子と反対の端部に複数の第３端子が設けられ、前記複数の前記第３端子は、前記複数の前記第１端子より広いピッチで並列して設けられていてもよい。
　前記感光性絶縁膜が前記複数の前記第２端子を被覆する被覆率が、前記複数の前記第２端子の間で等しくてもよい。
　前記配線基板は、複数の前記第１端部を有し、前記複数の前記第１端部を被覆する前記感光性絶縁膜の端部が、前記複数の前記第２端子の並列方向に沿って形成されていてもよい。
　本発明の第二態様に係るモジュールは、上記態様に係る実装構造を備える。
　上記態様によれば、感光性絶縁膜が第２端子の配線が引き出される側を被覆する位置においてアライメントのずれを許容することができるので、配線上へのバンプの濡れ拡がりを容易に抑制することができる。
本発明の一実施形態に係る実装構造を示す断面図である。 本発明の一実施形態に係る実装構造を示す平面図である。 感光性絶縁膜と第２端子の位置関係を説明する平面図である。 実施例１の実装構造を示す平面図である。 実施例１の実装構造を示す断面図である。 実施例２の実装構造を示す平面図である。 実施例２の実装構造を示す断面図である。 実施例３の実装構造を示す平面図である。 実施例３の実装構造を示す断面図である。 実施例４の配線基板を示す平面図である。 比較例１の実装構造を示す平面図である。 比較例１の実装構造を示す断面図である。 比較例１の実装構造を示すバンプの周辺を示す拡大平面図である。 比較例２の実装構造を示す平面図である。 比較例２の実装構造を示す断面図である。 比較例２の実装構造を示すバンプの周辺を示す拡大平面図である。 バンプから配線上への半田の濡れ拡がりを説明する平面図である。 バンプから配線上への半田の濡れ拡がりを説明する斜視図である。
　以下、好適な実施形態に基づき、図面を参照して本発明を説明する。
　図１Ａ及び図１Ｂに、本発明の一実施形態に係る実装構造を示す。図１Ａおよび図１Ｂに示すように、本実施形態に係る実装構造は、第１端子２１を有する半導体装置２０と、第１端子２１と対向して配置された第２端子１３を有する配線基板１０と、第１端子２１と第２端子１３との間を電気的に接続するバンプ１６とを備えている。
　図１Ａに示すように、配線基板１０は、絶縁基板１１上に配線１２及び端子１３，１４を有する。本明細書において、バンプ１６を介して第１端子２１と接続される端子１３を第２端子１３とし、配線１２の第２端子１３と反対の端部に設けられた端子１４を第３端子１４とする。第１端子２１は、半導体装置２０の端子２１である。配線基板１０において、配線１２の上は全長にわたり感光性絶縁膜１５で覆われている。感光性絶縁膜１５は、ソルダーレジストとして設けられる。
　図１Ｂに示すように、各端子１３，１４の幅は、配線１２の幅より大きい。そして、感光性絶縁膜１５は、第２端子１３上において、配線１２が引き出される側（第２端子１３の一部を構成する第１端部１３ｂ）のみを被覆している。つまり、第２端子１３は、感光性絶縁膜１５に覆われていない露出部１３ａと、感光性絶縁膜１５に覆われた被覆部１３ｂとを有し、被覆部１３ｂは、第２端子１３（第２端子１３における第１端部１３ｂの端面１３ｅ）から配線１２が引き出される側（第２端子１３の一部を構成する第１端部１３ｂ）にのみに配されている。換言すれば、被覆部１３ｂは第２端子１３の一部を構成しており、被覆部１３ｂが第１端部１３ｂに対応する。これにより、感光性絶縁膜１５の端部１５ａが第２端子１３の上を横切る長さは、配線１２の幅より大きくなっている。また、感光性絶縁膜１５の端部１５ａが複数の第２端子１３が並列した方向に沿って略直線状に伸びた形状を有している。
　露出部１３ａは、第２端子１３のうち配線１２が引き出される側（第１端部）とは反対側の端部（第２端部）に設けられる。露出部１３ａの平面上の寸法（面積）は、対向する第１端子２１の寸法（面積）と同等又はより広いことが好ましい。すなわち、露出部１３ａは、配線基板１０上で第１端子２１に対向する領域の外側（外部）に設けられることが好ましい。これにより、バンプ１６が露出部１３ａから外側に濡れ拡がりにくくなり、たとえ半田が外側にはみ出しても感光性絶縁膜１５の上であるため、配線１２に付着することを防止できる。
　幅の狭い配線１２上に半田が付着しないことにより、熱応力等による配線１２の破断、損傷等を抑制し、信頼性を向上することができる。感光性絶縁膜１５の端部１５ａによりバンプ１６の形状を制御することができ、突出等の非対称な形状を抑止することができる。バンプ１６の形状の対称性が高く、微小な凹凸の少ない形状とすることにより、高周波信号を伝送させた場合であっても、信号劣化を抑制することができる。第２端子１３又は第２端子１３の露出部１３ａの形状の対称性としては、例えば配線１２の引き出し方向（長さ方向）に対する線対称性、幅方向に対する線対称性が挙げられる。
　第２端子１３(第２端子１３における第１端部１３ｂの端面１３ｅ)から配線１２が配線基板１０の平面方向に引き出されるため、配線１２がバンプ１６の直下に配置されることがなく、半田の凝固に伴う収縮などの応力が配線１２に影響しにくくなり、信頼性が確保できる。また、配線１２が第２端子１３に直接接続されて、多層化した場合における層間絶縁膜のような絶縁体（誘電体）が配線１２と第２端子１３との間に介在せず、配線１２が単層であるので、容量成分による伝送損失も抑制することができる。
　図１Ａ及び図１Ｂにおいて、配線１２の引き出し方向は左右方向（第３端子から第２端子に向かう方向）であるが、左右方向において、配線基板１０の第２端子１３の長さは、半導体装置２０の第１端子２１の長さより長いことが好ましい。第２端子１３の長さと第１端子２１の長さとの差は、アライメントズレの長さと同等又はより大きいことが好ましい。本実施形態によれば、配線基板１０上で感光性絶縁膜１５をフォトリソグラフィーによりパターン形成する際の精度を、半導体装置２０の端子２１の位置精度より低く（誤差を大きく）することができるため、比較的安価なプロセス及び装置を用いることができる。これにより、実装工程の低コスト化が可能になる。
　図１Ｂに示すように、本実施形態においては、複数の第３端子１４は、複数の第２端子１３より広いピッチで並列して設けられている。第３端子１４は、配線基板１０を外部回路（図示略）と電気的に接続して、信号伝送、電力供給等に用いることができる。第３端子１４の周囲は感光性絶縁膜１５で覆われており、第３端子１４の上面は感光性絶縁膜１５の開口１５ｂにより露出されている。感光性絶縁膜１５の端部１５ａの位置精度が低くてもよいことから、第３端子１４のピッチを広くすることにより、開口１５ｂの位置精度も低くすることができる。
　本実施形態において、複数の第１端子２１は、半導体装置２０の下面における周辺部に並列して設けられている。第２端子１３は、第１端子２１に対向して設けられ、それぞれの第１端子２１と第２端子１３との対向箇所に、バンプ１６が設けられる。このため、第２端子１３のピッチは、第１端子２１のピッチと同等である。第３端子１４は、配線基板１０の周辺部に配置されているので、半導体装置２０の寸法に制約されず、広いピッチを確保することができる。
　第１端子２１と第２端子１３との間には、感光性絶縁膜１５を配置させないことが好ましい。これにより、第１端子２１と第２端子１３との間に絶縁膜を配置する場合に、誘電率と誘電正接の低い材料（樹脂）を選択することができ、波長短縮により周波数変化の影響を抑制することができる。感光性絶縁膜１５の選択は、誘電率と誘電正接の低い材料（樹脂）であってもよいが、感光性やフォトリソグラフィーのプロセス等の観点から、より好ましい材料を選択することができる。
　図２に示すように、第２端子１３の被覆部１３ｂは、第２端子１３と配線１２との境界に沿った直線Ｌ１と、感光性絶縁膜１５の端部１５ａに沿った直線Ｌ２との距離に相当する寸法（長さ）を有する。このため、感光性絶縁膜１５の端部１５ａのズレが、直線Ｌ１よりも配線１２側（配線１２に近い位置）に到達しない限り、配線１２の露出を防止することができる。このため、設計上の直線Ｌ１と直線Ｌ２との距離は、配線１２のパターンに対する感光性絶縁膜１５のアライメントズレによる誤差範囲より大きいことが好ましい。これにより、アライメントズレがあっても配線１２が感光性絶縁膜１５から露出しないようにすることができる。
　複数の第２端子１３が設けられる場合、第２端子１３の面積（露出部１３ａ及び被覆部１３ｂの合計の面積）に対する被覆部１３ｂの面積の割合を、感光性絶縁膜１５が第２端子１３を被覆する被覆率とする。複数の第２端子１３のうち各第２端子１３の被覆率が同等であることが好ましい。
　各第２端子１３の被覆率が等しいことにより、露出部１３ａ上に形成されるバンプ１６の寸法（大きさ）が均一になり、端子間のバラツキを抑制することができる。被覆率としては、例えば第２端子１３の面積の５０％以下、例えば３０％程度、２０％程度、１０％程度、５％程度等が挙げられる。被覆率のバラツキとしては、第２端子１３の面積の２０％以下、１０％以下、５％以下等が挙げられる。
　複数の第２端子１３の被覆部１３ｂに沿った感光性絶縁膜１５の端部１５ａは、複数の第２端子１３の並列方向に沿っていることが好ましい。これにより、アライメントズレがあっても、同じ並列方向に沿った各第２端子１３の被覆率のバラツキを抑制することができる。
　以上、本発明を好適な実施形態に基づいて説明してきたが、本発明は上述の実施形態に限定されるものではなく、本発明の要旨を逸脱しない範囲で種々の改変が可能である。改変としては、構成要素の付加、省略、置換、その他の変更が挙げられる。
　半導体装置２０としては、ＩＣ（集積回路）等の半導体回路が挙げられる。半導体装置２０における第１端子２１の配置としては、半導体装置２０の辺に沿って、１辺又は２辺以上に１列ずつ並列に配置されることが好ましい。第１端子２１が配置される辺の配置は、例えば対向する２辺、隣接する２辺、半導体装置２０が略四角形である場合の４辺が挙げられる。
　配線基板１０としては、ＦＰＣ（フレキシブルプリント回路）等のインターポーザ基板が挙げられる。配線基板１０の絶縁基板１１としては、特に限定されず、ポリイミド等の樹脂基板、ガラス基板、紙複合基板、各種絶縁性基板が挙げられる。
　配線１２及び端子１３，１４を構成する導体は特に限定されず、Ｃｕ、Ａｇ、Ａｌ、Ｎｉ、Ｃｒ、Ａｕ、Ｔｉ、合金等の１種又は２種以上が挙げられる。配線１２及び端子１３，１４等の導体パターンは、絶縁基板１１の片面又は両面において、メッキ、エッチング、ペースト等により形成することができる。配線１２の幅としては、１００μｍ以下、さらには７０μｍ以下、例えば２０～７０μｍが例示できる。第２端子１３の寸法としては、２００μｍ以下、１５０μｍ以下、さらには１００μｍ以下、例えば３０～１００μｍが例示できる。
　感光性絶縁膜１５としては、感光性エポキシ樹脂等のソルダーレジストが挙げられる。
　バンプ１６としては、溶融半田、めっきピラー、スタッドバンプ等が挙げられる。配線基板１０の上面と半導体装置２０の下面との隙間は、少なくともバンプ１６の周囲において、アンダーフィル剤、サイドフィル剤等の絶縁材料を充填することができる。充填用の絶縁材料としては、エポキシ等の熱硬化樹脂が挙げられる。
（実施例１）
　図３Ａ及び図３Ｂに、実施例１の実装構造を示す。実施例１に係る実装構造は、半導体装置２０としてＩＣが実装されたインターポーザ基板のモジュール構造を構成する。実施例１の配線基板１０Ａはインターポーザ基板であり、１００μｍ程度の狭いピッチのＩＣ端子（第１端子２１）と、５００μｍ程度の広いピッチのＦＰＣ端子（第３端子１４）とを接続する。
　感光性絶縁膜１５は、配線１２を完全に被覆しているが、ＩＣ用Ｉ／Ｏ端子（第２端子１３）で囲まれた領域では、端部１５ａの内側において感光性絶縁膜１５が開口している。第２端子１３の幅（ピッチ方向の寸法、複数の第２端子が配列された方向における第２端子１３の幅）は例えば７０μｍである。配線１２の幅は例えば３０μｍである。配線１２と端子１３，１４は、絶縁基板１１の同一平面上に形成されている。
　感光性絶縁膜１５が配線１２と端子１３との接続部（第２端子１３における第１端部１３ｂの端面１３ｅ）から開口した端部１５ａまでの間で端子１３上を覆う長さ（図１Ｂに示された第２端子１３ａの長手方向における被覆部（第１端部）１３ｂの長さ）は、配線１２と感光性絶縁膜１５とのアライメントズレ（例えば２０μｍ）を吸収できる寸法（例えば３０μｍ）となっている。端子１３の配線１２が引き出される方向の長さは、例えば端子１３の幅とアライメントズレを吸収できる寸法との合計（例えば１００μｍ）である。
　感光性絶縁膜１５で被覆されないで露出された（バンプ１６に接続可能な）部分の端子１３の形状は、四角形であり、対称性を有している。バンプ１６の周囲には、応力緩和のため、エポキシ等のアンダーフィル剤１７が充填されている。バンプ１６は半田から形成され、バンプ１６の高さは例えば５０μｍである。
（実施例２）
　図４Ａ及び図４Ｂに、実施例２の実装構造を示す。実施例２では、配線基板１０Ｂの構成は実施例１と同様であるが、バンプ１６の周囲に配置される絶縁材料がサイドフィル剤１８である。サイドフィル剤１８（例えばエポキシ等）は、粘度の調整により、半導体装置２０の下面のうち第１端子２１及びバンプ１６が設けられる周辺部のみに配置される。半導体装置２０と配線基板１０Ｂの間（詳しくは絶縁基板１１との間）には、空洞１９が形成される。高周波伝送用途の場合、ＩＣとインターポーザ間の誘電体により伝送損失が悪化する場合がある。サイドフィル剤１８を使用することにより、空洞１９には誘電率が低い気体（空気等）が配されるので、実施例１のアンダーフィル剤１７に比べて伝送損失を悪化させることなく、応力緩和機能を得ることができる。
（実施例３）
　図５Ａ及び図５Ｂに、実施例３の実装構造を示す。実施例３の配線基板１０Ｃは、第３端子１４がカードエッジコネクタを構成する。半導体装置２０の直下の構造は、図５Ａおよび図５Ｂでは実施例１と同様なアンダーフィル剤１７を用いた場合を例示しているが、実施例２のようにサイドフィル剤１８を用いることも可能である。カードエッジコネクタに接する感光性絶縁膜１５の端部１５ｃは、例えば直線状である。
（実施例４）
　図６に、実施例４の配線基板における第２端子及び感光性絶縁膜の形状を示す。図２では第２端子１３が四角形であるが、図６では第２端子１３が略円形である。実施例４における第２端子１３の平面形状は、楕円形等の長円形であり、例えば長方形の両短辺に半円形を合わせた形状（オーバル形状）が挙げられる。端子１３の角を無くすことにより、応力集中を防ぎ、絶縁基板１１に対する端子１３の接着強度を向上することができる。図６に示す感光性絶縁膜１５の端部１５ａは、端子１３毎に湾曲部を有する波状であり、端子１３間では尖形（カスプ状）である。この場合、第２端子１３の露出部１３ａの形状が、被覆部１３ｂ側と被覆部１３ｂの反対側とのいずれも湾曲状となり、バンプ１６の形状の対称性が高くなるので好ましい。
（比較例１）
　図７Ａ～図７Ｃに、比較例１の実装構造を示す。感光性絶縁膜１５は第２端子１３毎に開口１５ｄを有し、開口１５ｄの周辺部が第２端子１３の周辺部を全周に渡り覆っている。端子１３よりも感光性絶縁膜１５の開口１５ｄを小さくすることにより配線１２の露出を防ぎ、端子１３から配線１２への半田の濡れ拡がりを回避することができる。しかし、フォトリソグラフィーにより感光性絶縁膜１５を形成する際に高い精度が必要となり、配線基板の製造コスト上昇を招く結果となる。
（比較例２）
　図８Ａ～図８Ｃに、比較例２の実装構造を示す。端子１３から絶縁基板１１の深さ方向に配線１２を引き出して、配線１２と端子１３との間に層間絶縁膜３１を設けている。比較例２に係る構造によれば、感光性絶縁膜１５の開口１５ｄが端子１３の位置からずれても配線１２が露出しないため、半田の濡れ拡がりを防ぐことができる。しかし、配線基板を多層化するためには、層間絶縁膜３１に開口を形成し、層間絶縁膜３１の開口に導電体３３，３４を設けて端子１３，１４と配線１２との間を接続する等の工程が増加し、製造コストが上昇する。
　また、端子１３と配線１２を接続する導電体３３がバンプ１６の下方に設けられるため、バンプ１６の半田が凝固する際に応力がバンプ１６の直下に発生すると、接続信頼性が悪化するおそれがある。また、配線１２と端子１３，１４との間に層間絶縁膜３１が介在するため、容量成分による伝送損失の悪化や波長短縮による設計の複雑化が懸念される。
１０，１０Ａ，１０Ｂ，１０Ｃ…配線基板
１１…絶縁基板
１２…配線
１３…第２端子
１３ｂ…被覆部（第１端部）
１３ｅ…端面（第２端子における第１端部の端面）
１４…第３端子
１５…感光性絶縁膜
１６…バンプ
２０…半導体装置
２１…第１端子

Claims (6)

  1. 　実装構造であって、
    　第１端子を有する半導体装置と、
    　前記第１端子に対向して配置され、第１端部を有する第２端子と、前記第１端部の端面より引き出された配線と、前記配線及び前記第１端部を覆う感光性絶縁膜とを有する配線基板と、
    　前記第１端子と前記第２端子との間を電気的に接続するバンプと、を備える、
    　実装構造。
  2. 　前記半導体装置は、複数の前記第１端子を有し、
    　前記配線基板は、複数の前記第２端子および複数の前記配線を有し、
    　前記複数の前記第１端子と前記複数の前記第２端子との間に複数の前記バンプが設けられ、
    　前記複数の前記第１端子は、前記半導体装置の周辺部に並列して設けられ、
    　前記複数の前記第１端子に対応して前記複数の前記第２端子及び前記複数の前記バンプが並列して設けられている、請求項１に記載の実装構造。
  3. 　前記複数の前記配線において前記複数の前記第２端子と反対の端部に複数の第３端子が設けられ、
    　前記複数の前記第３端子は、前記複数の前記第１端子より広いピッチで並列して設けられている、請求項２に記載の実装構造。
  4. 　前記感光性絶縁膜が前記複数の前記第２端子を被覆する被覆率が、前記複数の前記第２端子の間で等しい、請求項２又は３に記載の実装構造。
  5. 　前記配線基板は、複数の前記第１端部を有し、
    　前記複数の前記第１端部を被覆する前記感光性絶縁膜の端部が、前記複数の前記第２端子の並列方向に沿って形成されている、請求項２～４のいずれか１項に記載の実装構造。
  6. 　請求項１～５のいずれか１項に記載の実装構造を備えるモジュール。
PCT/JP2017/003617 2016-02-29 2017-02-01 実装構造及びモジュール WO2017150060A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US15/746,900 US10763200B2 (en) 2016-02-29 2017-02-01 Mounting structure and module
CA2997607A CA2997607C (en) 2016-02-29 2017-02-01 Mounting structure and module
CN201780002482.6A CN107924847B (zh) 2016-02-29 2017-02-01 安装结构以及模块

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2016-038207 2016-02-29
JP2016038207A JP6674284B2 (ja) 2016-02-29 2016-02-29 実装構造及びモジュール

Publications (1)

Publication Number Publication Date
WO2017150060A1 true WO2017150060A1 (ja) 2017-09-08

Family

ID=59742729

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2017/003617 WO2017150060A1 (ja) 2016-02-29 2017-02-01 実装構造及びモジュール

Country Status (5)

Country Link
US (1) US10763200B2 (ja)
JP (1) JP6674284B2 (ja)
CN (1) CN107924847B (ja)
CA (1) CA2997607C (ja)
WO (1) WO2017150060A1 (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019125601A (ja) * 2018-01-11 2019-07-25 株式会社デンソー 半導体装置
TWI697078B (zh) * 2018-08-03 2020-06-21 欣興電子股份有限公司 封裝基板結構與其接合方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0367355B2 (ja) * 1984-05-08 1991-10-22 Mitsubishi Electric Corp
JPH1022413A (ja) * 1996-07-08 1998-01-23 Hitachi Ltd 配線基板及びそれを用いた半導体装置の製造方法並びにその実装方法
JP2013033836A (ja) * 2011-08-01 2013-02-14 Techno Excel Co Ltd はんだ実装基板及びその製造方法、並びに半導体装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1154658A (ja) * 1997-07-30 1999-02-26 Hitachi Ltd 半導体装置及びその製造方法並びにフレーム構造体
JP2003023243A (ja) 2001-07-05 2003-01-24 Canon Inc 配線基板
JP2005085807A (ja) 2003-09-04 2005-03-31 Seiko Epson Corp 配線基板およびその製造方法、電気光学装置、電子機器
JP5514560B2 (ja) * 2010-01-14 2014-06-04 ルネサスエレクトロニクス株式会社 半導体装置
JP5886617B2 (ja) * 2011-12-02 2016-03-16 新光電気工業株式会社 配線基板及びその製造方法、半導体パッケージ
CN105097558A (zh) * 2014-04-21 2015-11-25 富葵精密组件(深圳)有限公司 芯片封装结构、制作方法及芯片封装基板

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0367355B2 (ja) * 1984-05-08 1991-10-22 Mitsubishi Electric Corp
JPH1022413A (ja) * 1996-07-08 1998-01-23 Hitachi Ltd 配線基板及びそれを用いた半導体装置の製造方法並びにその実装方法
JP2013033836A (ja) * 2011-08-01 2013-02-14 Techno Excel Co Ltd はんだ実装基板及びその製造方法、並びに半導体装置

Also Published As

Publication number Publication date
JP2017157642A (ja) 2017-09-07
CA2997607C (en) 2020-03-31
JP6674284B2 (ja) 2020-04-01
CA2997607A1 (en) 2017-09-08
CN107924847B (zh) 2020-08-07
US10763200B2 (en) 2020-09-01
US20200091057A1 (en) 2020-03-19
CN107924847A (zh) 2018-04-17

Similar Documents

Publication Publication Date Title
US7573722B2 (en) Electronic carrier board applicable to surface mounted technology (SMT)
KR100449463B1 (ko) Ｃｏｆ용 테이프 캐리어 및 이를 사용한 ｃｏｆ-구조의반도체 장치
US6525414B2 (en) Semiconductor device including a wiring board and semiconductor elements mounted thereon
KR101501626B1 (ko) 배선 기판 및 그 제조 방법과 반도체 장치
JP5107959B2 (ja) 基板
US8378482B2 (en) Wiring board
KR20060103123A (ko) 가요성 회로 기판과 그 제조 방법
US8350390B2 (en) Wiring substrate and semiconductor device
US8258617B2 (en) Semiconductor device, semiconductor package, interposer, semiconductor device manufacturing method and interposer manufacturing method
KR20070037310A (ko) 배선기판 및 반도체 장치
US20130334684A1 (en) Substrate structure and package structure
KR101139084B1 (ko) 다층 프린트 기판 및 그 제조 방법
KR101477818B1 (ko) 배선 회로 기판 및 그 제조 방법
WO2017150060A1 (ja) 実装構造及びモジュール
US7598608B2 (en) Mounting substrate
US6410366B1 (en) Semiconductor device and manufacturing method thereof, circuit board and electronic equipment
US8344265B2 (en) Electronic component
US20160254241A1 (en) Printed circuit board and soldering method
JP5372235B2 (ja) 半導体装置および半導体装置実装体
JP2018067575A (ja) 半導体装置および配線基板の設計方法
JP5501387B2 (ja) 配線基板及びその製造方法と半導体装置
KR20100123941A (ko) 반도체 패키지 제조용 기판 및 이를 이용한 반도체 패키지
JP2014027126A (ja) 半導体装置
JP2017224699A (ja) プリント配線基板及びその製造方法
JPH1117060A (ja) Ｂｇａ型半導体装置

Legal Events

Date Code Title Description
ENP Entry into the national phase

Ref document number: 2997607

Country of ref document: CA

NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17759531

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 17759531

Country of ref document: EP

Kind code of ref document: A1