WO2017126205A1 - 電力変換装置および電力変換システム - Google Patents
電力変換装置および電力変換システム Download PDFInfo
- Publication number
- WO2017126205A1 WO2017126205A1 PCT/JP2016/083890 JP2016083890W WO2017126205A1 WO 2017126205 A1 WO2017126205 A1 WO 2017126205A1 JP 2016083890 W JP2016083890 W JP 2016083890W WO 2017126205 A1 WO2017126205 A1 WO 2017126205A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- output
- voltage
- power
- unit
- voltage command
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/5387—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
- H02M7/53871—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration with automatic control of output voltage or current
- H02M7/53875—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration with automatic control of output voltage or current with analogue control of three-phase output
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/5387—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
- H02M7/53871—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration with automatic control of output voltage or current
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/12—Arrangements for reducing harmonics from ac input or output
- H02M1/126—Arrangements for reducing harmonics from ac input or output using passive filters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/539—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters with automatic control of output wave form or frequency
- H02M7/5395—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters with automatic control of output wave form or frequency by pulse-width modulation
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0009—Devices or circuits for detecting current in a converter
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/493—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode the static converters being arranged for operation in parallel
Definitions
- the present invention relates to a power conversion device and a power conversion system, and more particularly to a parallel operation control technique in which load sharing of each of a plurality of power conversion devices is performed in parallel.
- each power converter has its own output current active component or its own output active power. Accordingly, there is a method of adjusting the reference phase of the output voltage so that the effective component of the output current of itself or the output active power of the output of the device decreases.
- Such drooping characteristics also have a synchronous generator, and are one of the characteristics in parallel operation of a plurality of generators in the power system.
- a plurality of power converters adjust the reference phase of their output voltage and the amplitude of the output voltage in accordance with their own output current, and the output of each power converter that operates in parallel
- the power is balanced.
- a resistor is installed in series between the harmonic filter connected to the output terminal of the power converter and the load, the voltage drop due to the virtual resistor is calculated from the output current, and from the voltage command
- a parallel operation system that suppresses resonance between power converters by reducing the voltage drop is disclosed, and even when the line impedance between each power converter and the load is different, such as a rectifier load It is possible to equally share the non-linear load, and each power converter can stably perform parallel operation.
- the power conversion device in a combined power generation system such as a microgrid, is regarded as a generator having an internal electromotive voltage command and impedance, and a plurality of power conversion devices respond to their own output active power.
- the reference phase of its own output voltage is adjusted, the internal electromotive force command is adjusted according to its own output reactive power, and the output power of each power conversion device operating in parallel is balanced.
- the power conversion device has current control, and when a virtual internal impedance is connected between the measured voltage power supply and the internal electromotive voltage power supply, the current value flowing through the internal impedance is determined as the output current.
- the power converter device which outputs as a command value is disclosed.
- the present invention has been made to solve these problems.
- a plurality of power conversion devices are driven in parallel to supply power to a load, shared power is also provided for instantaneous power changes. It is an object to provide a power conversion device and a power conversion system that can be made uniform
- a power conversion device includes a switching element unit that converts a voltage of a DC power supply connected to the outside into a voltage corresponding to a voltage command, supplies AC power to a load, and smoothes the output of the switching element unit
- a filter reactor and a filter capacitor to be converted an output reactor provided between the load and the filter capacitor, a reactor current detector for detecting a reactor current flowing through the filter reactor, and an output voltage of the power converter Output voltage detection unit, an output current detection unit that detects the current flowing through the output reactor as an output current, the reactor current detection unit, the output voltage detection unit, and the output current detection unit based on the detection output from the output current detection unit
- a control unit that drives and controls the switching element unit.
- the control unit includes a voltage command generation unit that generates the voltage command for controlling the output voltage of the power converter, and a PWM signal that generates a PWM signal that drives the switching element unit based on the voltage command.
- a generator and a PLL that changes the frequency of the output voltage according to the active power calculated based on the output voltage and the output current, and calculates a voltage command correction amount based on the reactor current
- a voltage command correction unit that corrects the voltage command according to the voltage command correction amount and outputs the corrected voltage command to the PWM signal generation unit.
- the power conversion system includes a plurality of the power conversion devices, and supplies the AC power to the load by operating the plurality of power conversion devices in parallel.
- the voltage command correction amount is calculated based on the reactor current to correct the voltage command. Therefore, the output impedance of the power conversion device can be adjusted according to the reactor current. And when operating several power converters in parallel and supplying electric power to load, the variation in the output impedance by the variation in the impedance of the filter reactor of each power converter is suppressed. For this reason, it is possible to suppress the power sharing from concentrating even with an instantaneous power change, and to improve the power sharing to be uniform among the power converters.
- Embodiment 1 of this invention It is a block diagram which shows the whole power conversion system in Embodiment 1 of this invention. It is a block diagram which shows the whole power conversion system in another example of Embodiment 1 of this invention. It is a figure which shows the structure of the power converter device in Embodiment 1 of this invention. It is a block diagram which shows the internal structure of the voltage command production
- FIG. FIG. 1 is a configuration diagram showing the entire power conversion system according to Embodiment 1 of the present invention.
- the power conversion system according to the first embodiment is configured such that two power conversion devices 21a and 21b are operated in parallel, and a DC voltage is supplied from the DC power supply 60 to each of the power conversion devices 21a and 21b. Then, the outputs of the two power converters 21 a and 21 b are combined and supplied to the AC load 61.
- the DC power supply 60 is shared by the two power conversion devices 21a and 21b. However, as shown in FIG. 2, the DC power supplies 60a and 60b are individually connected to the power conversion devices 21a and 21b. Also good. Here, it is assumed that the power converters 21 a and 21 b supply AC power to the AC load 61 evenly.
- the number of power converters 21a and 21b that are operated in parallel is two, but in the present invention, the number of power converters that are operated in parallel is not limited to two. It may be more than one.
- the present invention can be operated in parallel with a device having a drooping characteristic of frequency with respect to output power such as a generator.
- FIG. 3 is a diagram showing a configuration of a power conversion device applied to the power conversion system of FIGS. 1 and 2.
- each of the power converters 21a and 21b shown in FIGS. 1 and 2 has basically the same configuration. Therefore, when the power converters 21a and 21b are not particularly distinguished, they are collectively referred to by reference numeral 21. Thus, the power conversion device 21 is shown.
- the power conversion device 21 includes a bus capacitor 200, a switching element unit 2, a filter reactor 3, a filter capacitor 4, an output reactor 5, a reactor current detection unit 6, and an output voltage detection unit. 7, an output current detection unit 8, a control unit 10, an input terminal 1 and an output terminal 9.
- the bus capacitor 200 is connected in parallel between the input terminal 1 and the switching element unit 2, and the other of the switching element unit 2 is connected to the filter reactor 3.
- the filter reactor 3 and the output reactor 5 are connected in series between the switching element unit 2 and the output terminal 9, and the filter capacitor 4 is connected in parallel between the filter reactor 3 and the output reactor 5.
- the capacitance value of the bus capacitor 200 may be selected so that the voltage of the bus capacitor 200 does not become lower than a predetermined voltage when the output of the power converter 21 is suddenly changed.
- the predetermined voltage is a voltage of the bus capacitor 200 at which the power converter 21 can output a normal voltage (for example, when the output voltage of the power converter 21 is 200 Vrms, the predetermined voltage is about 283 V of the output voltage). is there.
- the filter reactor 3 and the filter capacitor 4 have inductance values so that the harmonic component of the voltage pulsed by the switching element unit 2 of the voltage of the external DC power supply 60 is reduced and changed to a voltage signal having a predetermined frequency component.
- the capacity value may be selected.
- the predetermined frequency component is a frequency range (for example, 50 Hz or 60 Hz) of the power system.
- the harmonic component is a component of about the frequency at which the switching element unit 2 performs the switching operation.
- the reactor current detection unit 6 is connected between the switching element unit 2 and the filter reactor 3 and detects a current flowing through the filter reactor 3.
- the output voltage detector 7 is intended to detect the voltage output from the power converter 21 and is connected in parallel with the filter capacitor 4 in FIG. In this case, assuming that the voltage drop due to the output reactor 5 is small, the voltage of the filter capacitor 4 is considered as the voltage output by the power converter 21.
- the output current detector 8 is intended to detect the current output from the power conversion device 21. In FIG. 3, the output current detector 8 is connected between the filter capacitor 4 and the output reactor 5, and the current flowing through the output reactor 5 is used as the output current. To detect.
- the reactor current detector 6 may be connected between the filter reactor 3 and the filter capacitor 4 in order to detect the current flowing through the filter reactor 3.
- the output current detection unit 8 may be connected between the output reactor 5 and the output terminal 9 in order to detect the current output from the power conversion device 21. Further, the output voltage detector 7 may be connected to the output terminal 9 side of the output reactor 5.
- IL is a reactor current detected by the reactor current detector 6 (hereinafter referred to as “reactor current IL, reactor current, IL” as appropriate), and Vc is an output voltage detected by the output voltage detector 7 (
- the output voltage Vc, the output voltage, and Vc are described as appropriate
- Io is the output current detected by the output current detector 8 (hereinafter, appropriately described as the output current Io, the output current, and Io)
- S1 and S2 are PWM signal output from the PWM (Pulse Width Modulation) signal generation unit 14
- ⁇ is an internal phase output from the PLL unit
- VL * is a correction amount output from the voltage correction amount calculation unit 12
- Vref is output from the voltage command generation unit 11.
- the voltage command to be output, Vref * is a corrected voltage command output by the voltage command correction unit 13.
- the switching element unit 2 converts the voltage of the external DC power supply 60 connected to the input terminal 1 into a voltage corresponding to the voltage command.
- the switching element unit 2 is formed of a single-phase inverter having a full bridge configuration including four semiconductor switching elements 201 to 204, and the first leg and the second leg are connected in parallel.
- the first leg is configured by connecting an upper arm semiconductor switching element 201 and a lower arm semiconductor switching element 202 in series
- the second leg includes an upper arm semiconductor switching element 203 and a lower arm semiconductor switching element 204.
- IGBTs, MOSFETs or the like in which diodes are connected in antiparallel are used.
- each of the semiconductor switching elements 201 to 204 is turned on / off according to the PWM signals S1 and S2 output from the control unit 10, whereby the voltage of the DC power supply 60 input from the input terminal 1 is pulsed.
- the semiconductor switching elements 201 and 204 are turned on / off by the PWM signal S1
- the semiconductor switching elements 202 and 203 are turned on / off by the PWM signal S2.
- the switching element unit 2 is configured by a single-phase inverter and supplies power to the single-phase AC load 61.
- the switching element unit 2 is configured by a three-phase inverter and three-phase AC power is supplied. You may supply to the alternating current load of a phase.
- the pulse voltage output from the switching element unit 2 is shaped into a sine wave by passing through the filter reactor 3, the filter capacitor 4, and the output reactor 5 installed between the switching element unit 2 and the output terminal 9.
- the control unit 10 receives the detection signals IL, Vc, and Io from the detection units 6, 7, and 8 and outputs PWM signals S 1 and S 2 that drive and control the switching element unit 2.
- the control unit 10 includes a voltage command generation unit 11, a voltage correction amount calculation unit 12, a voltage command correction unit 13, a PWM signal generation unit 14, and a PLL (Phase Locked Loop) unit 15.
- the internal configuration of the control unit 10 may be configured by hardware or software. Furthermore, it is good also as a structure which combined hardware and software.
- specific details of each unit constituting the control unit 10 will be described.
- description will be given here with reference to bipolar modulation PWM signal generation the present invention is not limited to this, and other PWM signal generation methods such as unipolar modulation may be used.
- FIG. 4 is a block diagram illustrating an internal configuration of the voltage command generation unit 11 provided in the control unit 10.
- the voltage command generator 11 receives the output voltage Vc, the output current Io, and the internal phase ⁇ , and outputs a voltage command Vref for controlling the output voltage Vc of the power converter 21.
- the voltage command generator 11 includes an effective voltage command device 30, an effective value calculator (RMS) 31, a subtractor 32, a voltage controller 33, a multiplier 34, a gain (K) 300, and a sine wave generation. It comprises an instrument (SIN) 301, a cosine wave generator (COS) 302, and an adder 303.
- SIMS instrument
- COS cosine wave generator
- the voltage command generation unit 11 is intended to correct the fluctuation of the steady voltage effective value caused by the filter reactor 3, the output reactor 5, and the voltage correction amount calculation unit 12. Further, it has a function of adjusting the voltage amplitude so as to suppress the cross current of the reactive power against the cross current of the reactive power due to the voltage amplitude error between the power converters 21.
- Vr * is an effective voltage command output from the effective voltage command unit 30, and Vcrms is a voltage effective value output from the effective value calculator 31, which corresponds to the effective value of the output voltage Vc.
- ⁇ Vrms is an error of the effective voltage value Vcrms from the effective voltage command Vr *, ⁇ Vr * is a control amount output from the voltage controller 33, Vrefrms is an effective value of the voltage command Vref, and Va is an amplitude of the voltage command Vref.
- the sine wave generator 301 inputs the internal phase ⁇ and outputs a sine wave sin ⁇ .
- the cosine wave generator 302 receives the internal phase ⁇ and outputs a cosine wave cos ⁇ .
- the effective voltage command device 30 receives the output current Io, the output voltage Vc, the sine wave sin ⁇ , and the cosine wave cos ⁇ , and outputs an effective voltage command Vr * that is a control target of the output voltage Vc of the power converter 21. To do.
- the effective value calculator 31 receives the output voltage Vc and outputs a voltage effective value Vcrms of the output voltage Vc.
- the voltage controller 33 receives the error ⁇ Vrms and performs control calculation so that the error ⁇ Vrms approaches 0, and outputs a control amount ⁇ Vr *.
- the voltage controller 33 corrects the effective voltage value output from the power conversion device 21. Specifically, the voltage controller 33 corrects an error in the effective output voltage value caused by the voltage drop of the filter reactor 3. In this case, the voltage controller 33 corrects the voltage error in the steady state after a sufficient time has elapsed after the sudden change in load in order to control the effective voltage value output from the power converter 21.
- the voltage controller 33 has, for example, a proportional control, a serial connection configuration of the proportional control and a low-pass filter.
- a proportional control when a plurality of power conversion devices 21 are operated in parallel and different detection errors are superimposed on the output voltage detection unit 7 of each power conversion device 21, The error ⁇ Vrms input to the voltage controller 33 may not converge to 0, and the integrated value of the voltage controller 33 may continue to increase. For this reason, by making the voltage controller 33 a control configuration that does not include an integral element as described above, the control error due to the integral element is improved.
- the adder 303 adds the effective voltage command Vr * from the effective voltage command device 30 and the control amount ⁇ Vr * from the voltage controller 33 to correct the effective voltage command Vr *, thereby correcting the effective voltage command Vref.
- the multiplier 34 multiplies the amplitude Va and the sine wave sin ⁇ and outputs a voltage command Vref.
- FIG. 5 is a block diagram showing an internal configuration of the effective voltage command device 30 provided in the voltage command generation unit 11.
- “fundamental wave” used as appropriate in the following description means the same frequency component as the frequency of the internal phase ⁇ of the power converter 21 (for example, the reactive power of the fundamental wave represents the reactive power of the same frequency component as the internal phase ⁇ ). means).
- the effective voltage command device 30 receives the output current Io, the output voltage Vc, the sine wave sin ⁇ , and the cosine wave cos ⁇ as inputs, and outputs the effective voltage command Vr * of the output voltage Vc of the power converter 21. Output.
- the effective voltage command unit 30 includes a reactive power calculator 320, a drooping characteristic calculator 321, a reference voltage command unit 322, and an adder 323.
- Q is the fundamental wave reactive power
- Vr is a reference effective value that is an effective value of the reference voltage
- ⁇ Vr is a correction amount with respect to the reference effective value Vr.
- the reference effective value Vr is an effective value of a reference voltage common to the plurality of power conversion devices 21 operated in parallel, and a constant value common to the plurality of power conversion devices 21 is given.
- the reactive power calculator 320 receives the output current Io, the output voltage Vc, the cosine wave cos ⁇ , and the sine wave sin ⁇ , and outputs the fundamental wave reactive power Q output from the power converter 21.
- the fundamental wave reactive power Q is the reactive power of the frequency component of the internal phase ⁇ included in the output of the power converter 21.
- the calculation of the fundamental wave reactive power Q only needs to be able to calculate the polarity and magnitude of the reactive power at a specific frequency.
- the fundamental wave reactive power Q is calculated from the discrete Fourier transform result of the output voltage Vc and the output current Io with respect to the internal phase ⁇ component.
- Tvc is the period of the output voltage Vc
- Tc is the calculation period
- m is the number of calculations performed in the calculation period Tc during the period Tvc
- n is the number of calculations from the zero cross of Vc (1 is the oldest, m is the latest, n corresponds to the present)
- Vcn is the current output voltage Vc value
- Ion is the current output current Io value
- ⁇ n is the current internal phase
- Vcsin is the fundamental sine wave RMS value component of Vc
- Iosin is the fundamental sine wave effective value component of Io
- Iocos is the fundamental cosine wave effective value component of Io
- the fundamental wave reactive power Q is the reactive power that is advanced by the power converter 21.
- the output direction is positive.
- the gain Kq is set to be large when the cross current of the fundamental reactive power between the power conversion devices 21 is large. Thereby, the voltage error between the power converters 21 falls and the cross current of a fundamental reactive power can be reduced.
- the gain Kq may be adjusted for each power conversion device 21. The gain Kq may be set in consideration of the above.
- the reference voltage command device 322 outputs a reference effective value Vr. As described above, when a plurality of power conversion devices 21 are operated in parallel, the reference effective value Vr is the same value for all the power conversion devices 21.
- the voltage amplitude of the fundamental wave component of the output voltage Vc varies between the power converters 21, an error voltage due to variation is applied to the output reactor 5, and a current due to the error voltage is generated. It flows between the power converters 21.
- the error voltage due to the voltage amplitude error is mainly a sine wave component
- a sine wave component voltage is applied to the output reactor 5, and a cosine wave component current flows between the power converters 21. That is, reactive power flows as a cross current between the power converters 21 as power.
- the effective voltage command device 30 includes the drooping characteristic calculator 321, and the effective voltage command unit 30 has an effective drooping characteristic with respect to the fundamental reactive power Q so that the fundamental reactive power Q decreases.
- a voltage command Vr * is generated.
- the effective voltage command Vr * is obtained by adding a drooping characteristic (correction amount ⁇ Vr) with respect to the fundamental reactive power Q to the reference effective value Vr.
- FIG. 7 is a block diagram showing an internal configuration of the reactive power calculator 320 included in the effective voltage command unit 30.
- the reactive power calculator 320 receives the output current Io, the output voltage Vc, the sine wave sin ⁇ , and the cosine wave cos ⁇ , and calculates and outputs the fundamental wave reactive power Q by the calculation represented by the above equation (1).
- the reactive power calculator 320 includes a zero-cross signal output device 360, a signal delay device 361, a fixed signal output device 362, an integrator 363, a sample and hold device 364, a sine wave voltage measuring device 365, and a cosine wave voltage.
- the measuring device 366 includes a sine wave current measuring device 367, a cosine wave current measuring device 368, multipliers 369 and 370, and a subtractor 371.
- a sine wave current measuring device 367 a sine wave current measuring device 367
- a cosine wave current measuring device 368 a cosine wave current measuring device 368
- multipliers 369 and 370 a subtractor 371.
- positive and negative signals are used for signal description, but Hi and Lo signals may be used.
- Sz is a zero cross signal
- Szd is a delayed zero cross signal.
- the zero cross signal output unit 360 receives the output voltage Vc, outputs a positive zero cross signal Sz when the output voltage Vc is positive, and outputs a negative zero cross signal Sz when the output voltage Vc is negative.
- a plurality of zero crosses may be detected (chattering) in a short time (for example, less than 5 ms) due to fluctuations in the output voltage Vc.
- the zero cross detection may be masked for a certain time (for example, 5 ms) (the zero cross signal Sz is not changed).
- the positive / negative determination of the output voltage Vc may be provided with hysteresis (for example, it is determined to be positive when it is 1V or more and negative when it is ⁇ 1V or less).
- the signal delay unit 361 receives the zero-cross signal Sz and outputs a delayed zero-cross signal Szd obtained by delaying the signal for one calculation step of the reactive power calculator 320.
- the signal delay unit 361 delays the sample and hold signal (zero cross signal Sz) and the integrator reset signal (delayed zero cross signal Szd). Thereby, the operation order of the sample and hold which operates according to the zero cross signal Sz and the reset of the integrator is ensured.
- the fixed signal output unit 362 outputs a fixed value of the signal value “1”. When this signal is integrated by the integrator 363, the time of the period measurement of the output voltage Vc is elapsed.
- the integrator 363 receives the output of the fixed signal output unit 362 and the delayed zero-cross signal Szd, and outputs a cycle measurement value of the output voltage Vc obtained by integrating the output of the fixed signal output unit 362. When the delayed zero-cross signal Szd changes from negative to positive, the integrator 363 resets the integration value to 0 and integrates the output of the fixed signal output unit 362. In addition, the integration is performed by multiplying the value obtained by multiplying the calculation step time by the output of the fixed signal output device 362 for each calculation step. Therefore, the output of the integrator 363 is an elapsed time from the timing when the delayed zero-cross signal Szd changes from negative to positive.
- the sample and hold unit 364 receives the output of the integrator 363 and the zero cross signal Sz, and outputs the cycle Tvc of the output voltage Vc.
- the sample and hold unit 364 updates the output of the sample and hold unit 364 to the output of the integrator 363 at the timing when the zero cross signal Sz changes from negative to positive. At other timings, the output of the sample and hold unit 364 does not change. With this operation, it is possible to measure the period in which the output voltage Vc changes from negative to positive.
- the sine wave voltage measuring device 365 receives the output voltage Vc, the sine wave sin ⁇ , the cycle Tvc of the output voltage Vc, the zero cross signal Sz, and the delayed zero cross signal Szd, and outputs the sine wave sin ⁇ component of the output voltage Vc. It calculates and outputs the fundamental sine wave effective value component Vcsin of the output voltage Vc.
- the cosine wave voltage measuring device 366 receives the output voltage Vc, the cosine wave cos ⁇ , the cycle Tvc of the output voltage Vc, the zero cross signal Sz, and the delayed zero cross signal Szd, and the cosine wave cos ⁇ component of the output voltage Vc. The calculation is performed to output the fundamental cosine wave effective value component Vccos of the output voltage Vc.
- the sine wave current measuring device 367 receives the output current Io, the sine wave sin ⁇ , the cycle Tvc of the output voltage Vc, the zero cross signal Sz, and the delayed zero cross signal Szd, and outputs the sine wave sin ⁇ component of the output current Io. It calculates and outputs the fundamental sine wave effective value component Iosin of the output current Io.
- the cosine wave current measuring device 368 receives the output current Io, the cosine wave cos ⁇ , the cycle Tvc of the output voltage Vc, the zero cross signal Sz, and the delayed zero cross signal Szd, and outputs the cosine wave cos ⁇ component of the output current Io. It calculates and outputs the fundamental cosine wave effective value component Iocos of the output current Io.
- the multiplier 369 inputs the basic cosine wave effective value component Vccos of the output voltage Vc and the basic sine wave effective value component Iosin of the output current Io, and outputs the multiplication result (Vccos ⁇ Iosin).
- the multiplier 370 receives the basic sine wave effective value component Vcsin of the output voltage Vc and the basic cosine wave effective value component Iocos of the output current Io, and outputs a multiplication result (Vcsin ⁇ Iocos). Further, the subtractor 371 subtracts the output of the multiplier 369 from the output of the multiplier 370, that is, outputs the fundamental wave reactive power Q by the calculation shown in the above equation (1).
- FIG. 8 is a block diagram showing an internal configuration of the sine wave voltage measuring device 365 provided in the reactive power calculator 320.
- the sine wave voltage measuring device 365 receives the output voltage Vc, the sine wave sin ⁇ , the cycle Tvc of the output voltage Vc, the zero cross signal Sz, and the delayed zero cross signal Szd, and is shown in the above equation (1).
- the calculation of Vcsin is performed, and the basic sine wave effective value component Vcsin of the output voltage Vc is output.
- the sine wave voltage measuring device 365 includes a multiplier 380, an integrator 381, a sample and hold device 382, a divider 383, and a gain 384.
- the multiplier 380 receives the output voltage Vc and the sine wave sin ⁇ , and outputs the multiplication result (Vc ⁇ sin ⁇ ).
- the integrator 381 receives the output of the multiplier 380 and the delayed zero-cross signal Szd, and outputs a value obtained by integrating the outputs of the multiplier 380.
- the integrator 381 integrates the value obtained by multiplying the calculation step time by the output of the multiplier 380 for each calculation step, and the integrated value is reset at the timing when the delayed zero-cross signal Szd changes from negative to positive.
- the sample and hold unit 392 receives the output of the integrator 381 and the zero cross signal Sz, and updates the output of the sample and hold unit 392 to the output of the integrator 381 at a timing when the zero cross signal Sz changes from negative to positive. . At other timings, the output of the sample and hold unit 392 does not change.
- the divider 383 receives the output of the sample and hold unit 392 and the cycle Tvc of the output voltage Vc, and outputs the result of dividing the output of the sample and hold unit 392 by the cycle Tvc of the output voltage Vc.
- the divider 383 may provide a lower limit value for the period Tvc of the output voltage Vc in order to prevent the zero division from occurring when the period Tvc of the output voltage Vc is zero.
- the gain 384 receives the output of the divider 383 and multiplies the output of the divider 383 by ⁇ square root over (2) ⁇ to output a fundamental sine wave effective value component Vcsin.
- FIG. 9 is a block diagram showing an internal configuration of the cosine wave voltage measuring device 366 included in the reactive power calculator 320.
- the cosine wave voltage measuring device 366 inputs the output voltage Vc, the cosine wave cos ⁇ , the cycle Tvc of the output voltage Vc, the zero cross signal Sz, and the delayed zero cross signal Szd, and is shown in the above equation (1).
- Vccos is calculated to output a fundamental cosine wave effective value component Vccos of the output voltage Vc.
- the cosine wave voltage measuring device 366 includes a multiplier 390, an integrator 391, a sample and hold device 392, a divider 393, and a gain 394.
- the calculation of the fundamental cosine wave effective value component Vccos is omitted because it is the same as that for changing the input sin ⁇ for calculating the basic sine wave effective value component Vcsin described in FIG. 8 to cos ⁇ .
- FIG. 10 is a block diagram illustrating an internal configuration of the sine wave current measuring device 367 included in the reactive power calculator 320.
- the sine wave current measuring device 367 inputs the output current Io, the sine wave sin ⁇ , the cycle Tvc of the output voltage Vc, the zero cross signal Sz, and the delayed zero cross signal Szd, and is shown in the above equation (1).
- Iosin is calculated to output a fundamental sine wave effective value component Iosin of the output current Io.
- the sine wave current measuring device 367 includes a multiplier 400, an integrator 401, a sample and hold device 402, a divider 403, and a gain 404.
- the calculation of the basic sine wave effective value component Iosin is the same as that for changing the input Vc for calculating the basic sine wave effective value component Vcsin of the output voltage Vc described in FIG.
- FIG. 11 is a block diagram showing an internal configuration of the cosine wave current measuring device 368 included in the reactive power calculator 320.
- the cosine wave current measuring device 368 receives the output current Io, the cosine wave cos ⁇ , the cycle Tvc of the output voltage Vc, the zero cross signal Sz, and the delayed zero cross signal Szd, and inputs the Iocos shown in the above equation (1). And the fundamental cosine wave effective value component Iocos of the output current Io is output.
- the cosine wave current measuring device 368 includes a multiplier 410, an integrator 411, a sample and hold device 412, a divider 413, and a gain 414.
- the calculation of the fundamental cosine wave effective value component Iocos is omitted because it is the same as changing the input Vc for calculating the basic cosine wave effective value component Vccos of the output voltage Vc described in FIG. 9 to Io.
- FIG. 12 is a block diagram showing the internal configuration of the effective value calculator 31 provided in the voltage command generator 11.
- the effective value calculator 31 receives the output voltage Vc and outputs a voltage effective value Vcrms of the output voltage Vc.
- the effective value calculator 31 includes a zero-cross signal output unit 340, a multiplier 341, integrators 342 and 345, sample and hold units 343 and 346, a fixed signal output unit 344, a signal delay unit 347, and a divider. 348 and a square root device 349. Then, the effective value calculator 31 calculates the voltage effective value Vcrms expressed by the following equation (2).
- Tvc is the period of the output voltage Vc
- Tc is the calculation period
- m is the number of calculations performed in the calculation period Tc during the period Tvc
- n is the number of calculations from the zero cross of Vc (1 is the oldest, m Is the latest and n is equivalent to the present)
- Vcn is the current value of the output voltage Vc.
- the zero-cross signal output unit 340 outputs a positive zero-cross signal Sz when the output voltage Vc is input and the output voltage Vc is positive, and outputs a negative zero-cross signal Sz when the output voltage Vc is negative.
- a plurality of zero crosses may be detected (chattering) in a short time (for example, less than 5 ms) due to fluctuations in the output voltage Vc.
- the zero cross detection may be masked for a certain time (for example, 5 ms) (the zero cross signal Sz is not changed).
- the positive / negative determination of the output voltage Vc may be provided with hysteresis (for example, it is determined to be positive when it is 1V or more and negative when it is ⁇ 1V or less).
- the signal delay unit 347 receives the zero-cross signal Sz and outputs a delayed zero-cross signal Szd obtained by delaying the signal for one calculation step of the effective value calculator 31.
- the signal delay unit 347 delays the sample and hold signal (zero cross signal Sz) and the integrator reset signal (delayed zero cross signal Szd). This ensures the sample and hold of the output of the integrator that operates according to the zero-cross signal Sz and the order of resetting the integrator.
- the fixed signal output unit 344 outputs a fixed value of the signal value “1”.
- the time of the period measurement of the output voltage Vc is elapsed.
- the integrator 345 receives the output of the fixed signal output unit 344 and the delayed zero cross signal Szd, and outputs a period measurement value of the output voltage Vc integrated from the output of the fixed signal output unit 344.
- the integrator 345 resets the integration value to 0 and integrates the output of the fixed signal output unit 344.
- the integration is performed for each calculation step by multiplying the calculation step time by the output of the fixed signal output unit 344. Therefore, the output of the integrator 345 is an elapsed time from the timing at which the delayed zero cross signal Szd changes from negative to positive.
- the sample and hold unit 346 receives the output of the integrator 345 and the zero cross signal Sz, and outputs the cycle Tvc of the output voltage Vc.
- the sample and hold unit 346 updates the output of the sample and hold unit 346 to the output of the integrator 345 at the timing when the zero cross signal Sz changes from negative to positive. At other timings, the output of the sample and hold unit 346 does not change. With this operation, it is possible to measure the period in which the output voltage Vc changes from negative to positive.
- the multiplier 341 receives the output voltage Vc and outputs the square of the output voltage Vc (Vc ⁇ Vc).
- the integrator 342 receives the output of the multiplier 341 and the delayed zero cross signal Szd, and outputs a value obtained by integrating the outputs of the multiplier 341.
- the integrator 342 integrates the value obtained by multiplying the calculation step time by the output of the multiplier 341 for each calculation step, and the integrated value is reset at the timing when the delayed zero-cross signal Szd changes from negative to positive.
- the sample and hold unit 343 receives the output of the integrator 342 and the zero cross signal Sz, and updates the output of the sample and hold unit 343 to the output of the integrator 342 at a timing when the zero cross signal Sz changes from negative to positive. At other timings, the output of the sample and hold unit 343 does not change.
- the divider 348 receives the output of the sample and hold unit 343 and the cycle Tvc of the output voltage Vc, and outputs the result of dividing the output of the sample and hold unit 343 by the cycle Tvc of the output voltage Vc.
- the divider 348 may provide a lower limit value for the period Tvc of the output voltage Vc in order to prevent the zero division from occurring when the period Tvc of the output voltage Vc is zero.
- the square rooter 349 receives the output of the divider 348, calculates the square root of the output of the divider 348, and outputs the voltage effective value Vcrms of the output voltage Vc.
- the divider 348 outputs a real number. When the output of the divider 348 is 0 or less, the output of the square root unit 349 is an imaginary number. Therefore, the input of the divider 348 has a lower limit value (for example, the lower limit value is set to 0). May be provided.
- FIG. 13 is a block diagram showing the internal configuration of the voltage controller 33 provided in the voltage command generator 11.
- the voltage controller 33 receives an error ⁇ Vrms obtained by subtracting the effective voltage value Vcrms from the effective voltage command Vr *, and outputs a control amount ⁇ Vr * so that the error ⁇ Vrms approaches zero.
- the voltage controller 33 includes a proportional gain (Kp) 420, an integral gain (Ki) 421, an integrator 422, limiters 423 and 424, and an adder 425.
- the voltage controller 33 corrects the voltage effective value output from the power converter 21, and specifically corrects the error in the output voltage effective value caused by the voltage drop of the filter reactor 3. is there.
- the proportional gain 420 and the integral gain 421 of the voltage controller 33 may be set so that the operation of the voltage controller 33 becomes stable and a desired response is obtained.
- the limiters 423 and 424 may be set larger than the assumed voltage fluctuation range of the power conversion device 21. The same value may be set in the limiter 423 and the limiter 424. For example, when the output voltage range of the power converter 21 is rated at 200 Vrms, and the voltage fluctuation operates from ⁇ 20 Vrms to 20 Vrms within the range of 180 Vrms to 220 Vrms, the limiters 423 and 424 output values of ⁇ 30 Vrms to 30 Vrms. Set to.
- the voltage controller 33 is configured as a PI controller, but the present invention is not limited thereto.
- the voltage controller 33 may have a proportional controller, a series configuration of a proportional controller and a low-pass filter.
- the proportional gain 420 receives the error ⁇ Vrms and outputs a result ( ⁇ Vrms ⁇ Kp) obtained by multiplying the proportional gain Kp.
- the integral gain 421 receives the error ⁇ Vrms and outputs a result ( ⁇ Vrms ⁇ Ki) obtained by multiplying the integral gain Ki.
- the integrator 422 receives the output of the integration gain 421 as input, integrates a value obtained by multiplying the calculation step time by the output of the integration gain 421 for each calculation step, and outputs the integration result.
- the integrated value of the integrator 422 is limited to the upper limit value or the lower limit value of the limiter 423 connected to the subsequent stage of the integrator 422.
- the limiter 423 has an upper limit value and a lower limit value.
- the output of the integrator 422 is input to the limiter 423. When the input is larger than the upper limit value of the limiter 423, the upper limit value is output. Output the value. In other cases, the limiter 423 outputs the input value.
- the adder 425 receives the output of the proportional gain 420 and the output of the limiter 423, and outputs a result obtained by adding these inputs.
- the limiter 424 has an upper limit value and a lower limit value. The output of the adder 425 is input to the limiter 424. When this input is larger than the upper limit value of the limiter 424, the upper limit value is output. Output the value. In other cases, the limiter 424 outputs the input value.
- the voltage correction amount calculation unit 12 calculates the correction amount VL * for the voltage command Vref generated by the voltage command generation unit 11 based on the reactor current IL detected by the reactor current detection unit 6.
- This voltage command correction amount VL * corresponds to a voltage drop caused by impedance between the switching element unit 2 and the filter reactor 3.
- a calculation example of the voltage command correction amount VL * by the voltage correction amount calculation unit 12 is expressed by the following equation (3).
- VL * is a correction amount of the voltage command calculated by the voltage correction amount calculation unit 12
- IL is a reactor current detected by the reactor current detection unit 6
- Lset is an inductance component gain
- Rset is a resistance component gain.
- the switching element 2 of the power conversion device 21 (21a, 21b) operates so as to have a virtual resistance Rset and a virtual inductance Lset. Therefore, the above equation (3) indicates the voltage drop when the inductance Lset and the resistor Rset are connected in series and the current IL flows.
- the first term on the right side of Equation (3) corresponds to the voltage drop across the inductance Lset, and the second term on the right side of Equation (3) corresponds to the voltage drop across the resistor Rset.
- the resistance component gain Rset may be selected so as to prevent the resonance of the virtual inductance caused by the filter reactor 3, the filter capacitor 4, and the inductance component gain Lset. Moreover, you may select so that the direct current which the power converter device 21 outputs can be suppressed.
- the inductance component gain Lset may be selected so that the variation of the filter reactor 3 is reduced when the inductance of the filter reactor 3 is sufficiently larger than that of the output reactor 5 (for example, the output reactor 5 is 10 uH and the filter reactor 3 is 1 mH). .
- the filter reactor 3 of the power converter 21a is 1.2 mH (20% variation) with respect to the inductance design value 1 mH of the filter reactor 3.
- the filter reactor 3 of the power converter 21b is 0.8 mH (-20% variation).
- the current sharing (power sharing) at the time of inrush of the load is about 1.5 times that of the power converter 21a in the power converter 21b.
- the inductance component gain Lset is set to 0.001
- it appears that an inductance of 1 mH is connected to the inside of the switching element unit 2 of the power conversion devices 21a and 21b. For this reason, the current sharing (power sharing) at the time of inrush of load etc.
- the inductance component gain Lset is set to 0.001 in both the power conversion device 21a and the power conversion device 21b, but the inductance component gain Lset and the resistance component gain Rset are individually set in each of the power conversion devices 21a and 21b. It can be set.
- a method of differentiating the reactor current IL in the above equation (3) a method of taking a difference between the previous value and the latest value, a method using a high-pass filter, and calculating a slope by a least square method may be used.
- a value that passes through a filter or the like may be used, or a moving average value may be used.
- the second term on the right side of the above formula (3) is useful for preventing resonance between the filter reactor 3 and the filter capacitor 4.
- the voltage command correction unit 13 corrects the voltage command Vref output from the voltage command generation unit 11 according to the correction amount VL * obtained by the voltage correction amount calculation unit 12, and the corrected voltage command obtained after this correction.
- Vref * is output to the PWM signal generator 14 at the next stage.
- the following equation (4) is obtained.
- This equation (4) corresponds to FIG. 14, and the switching element unit 2 outputs a voltage corresponding to the corrected voltage command Vref * obtained by subtracting the correction amount VL * from the voltage command Vref. That is, it appears to be equivalent to the fact that the power source of the voltage command Vref, the virtual resistance Rset that causes a voltage drop of the correction amount VL *, and the virtual inductance Lset are connected in series in the switching element unit 2.
- the voltage correction amount calculation unit 12 calculates the correction amount VL * corresponding to the voltage drop due to the impedance between the switching element unit 2 and the filter reactor 3.
- the voltage command correction unit 13 corrects the voltage command Vref output from the voltage command generation unit 11 using the correction amount VL *.
- the output impedance of the power converter device 21 can be increased according to the increase in the reactor current IL. That is, when a plurality of power converters 21 are operated in parallel, the output impedance of the power converter 21 having a small output impedance is increased due to saturation of the filter reactor 3 due to load current concentration and variations in the impedance of the filter reactor 3. Will be corrected. For this reason, it can suppress that electric power sharing (sharing current) concentrates.
- the voltage command correction amount VL * calculated by the voltage correction amount calculation unit 12 is calculated even when the output voltage Vc is less than or equal to the period of the output voltage Vc.
- the output power of each power converter 21 (221a, 22b) can be balanced.
- FIG. 15 is a block diagram illustrating an internal configuration of the PWM signal generation unit 14 included in the control unit 10.
- the PWM signal generation unit 14 generates a PWM signal based on the corrected voltage command Vref * and the carrier signal Scarr from the voltage command correction unit 13, and a carrier signal generator 40 that generates the carrier signal Scar.
- the comparator 41 and the inverter 42 are included.
- the switching leg short-circuit prevention time (dead time) generally set is not considered.
- FIG. 16 is a timing chart for explaining the operation of the PWM signal generation unit 14.
- the carrier signal Scarr is an output signal of the carrier signal generator 40
- the switching signals S ⁇ b> 1 and S ⁇ b> 2 are PWM signals output from the PWM signal generation unit 14 to the switching element unit 2.
- the generation process of the PWM signal will be described with reference to FIGS.
- the carrier signal generator 40 generates a triangular wave corresponding to the carrier period. Although the carrier signal Scarr is a triangular wave here, it may be a sawtooth wave.
- the comparator 41 compares the corrected voltage command Vref * with the carrier signal Scarr of the carrier signal generator 40. The comparator 41 outputs an ON signal when the command Vref * is larger than the signal Scar, and outputs an OFF signal when the command Vref * is smaller than the signal Scar.
- the output signal of the comparator 41 becomes one switching (PWM) signal S1.
- the inverter 42 inverts and outputs the ON signal and the OFF signal of the input switching (PWM) signal S1. Therefore, the output signal of the inverter 42 becomes the other switching (PWM) signal S2.
- the switching (PWM) signals S1 and S2 are generated by comparing the carrier signal Scarr of the carrier signal generator 40 and the corrected voltage command Vref *, but means for detecting the voltage of the input terminal 1 In the configuration having, the corrected voltage command Vref * may be standardized using the detected voltage.
- FIG. 17 is a block diagram illustrating an internal configuration of the PLL unit 15 included in the control unit 10.
- the PLL unit 15 receives the output voltage Vc and the output current Io and outputs an internal phase ⁇ .
- the PLL unit 15 changes the frequency of the output voltage Vc in accordance with the active power P calculated from the output voltage Vc and the output current Io.
- the active power calculator 50, the drooping characteristic calculator 51, A limiter 52, a reference frequency command unit 53, a subtractor 54, and a phase generator 55 are included.
- P is an active power
- df is a frequency correction command
- dfa is a frequency correction command after restriction
- fref is a reference frequency command
- fref * is a frequency command.
- the PLL unit 15 corrects the phase difference of the output voltage Vc of each power converter 21.
- the error voltage generated by the phase difference of the output voltage Vc of each power converter 21 is mainly a cosine wave component. Therefore, an error voltage of a cosine wave component is applied to the output reactor 5, and a current determined by the error voltage and the impedance of the output reactor 5 flows between the power converters 21. Since the current flowing between the power conversion devices 21 is mainly a sine wave component, a cross current of active power is generated between the power conversion devices 21. Therefore, the PLL unit 15 can suppress the cross current of the active power by detecting the active power output from the power converter 21 and adjusting the frequency of the power converter 21.
- the drooping characteristic calculator 51 calculates a frequency correction command df according to the active power P calculated by the active power calculator 50. The relationship between the frequency correction command df and the active power P is expressed by the following equation (5).
- Kf is a drooping characteristic gain.
- the frequency correction command df is calculated in proportion to the active power P, but the frequency correction command df may be calculated using a filter for the active power P. Further, the frequency correction command df may be calculated using the differential element of the active power P.
- the drooping characteristic gain Kf is adjusted according to the ratio of the active power P shared. do it.
- the active power shared by each power converter 21 can be adjusted.
- the change limiter 52 receives the frequency correction command df output from the drooping characteristic calculator 51 and outputs the frequency correction command dfa after limiting the change of the frequency correction command df. The significance of providing the change limiter 52 will be described below.
- the power conversion device 21 (21a, 21b) communicates with another power conversion device (not shown) that converts the power of a distributed power source such as solar power generation into commercial power.
- a power conversion device for a distributed power supply has an isolated operation detection function. This determination method of the isolated operation detection is determined from the frequency change of the system voltage connected to the power converter. Therefore, when the power conversion device 21 of this embodiment is connected to a separately provided power conversion device for a distributed power supply, the power conversion device for the distributed power supply is operated independently by a frequency change caused by the frequency correction command df. May be erroneously detected and stop. Therefore, the change limiter 52 is set in the frequency correction command df as a means for preventing erroneous detection of isolated operation.
- the demand for power conversion devices for distributed power supplies will change depending on the power supply and demand background of the power system. In that case, it is effective to set the upper limit value and the lower limit value of the change limiter 52 in accordance with a request for the power converter for the distributed power source.
- the reference frequency command unit 53 outputs a reference frequency command fref that is a frequency control target for the output voltage Vc of the power converter 21.
- the reference frequency command fref is set to a value common to each power converter 21.
- the phase generator 55 integrates the frequency command fref * output from the subtractor 54 to generate the internal phase ⁇ of the voltage Vc output from the power converter 21.
- the PLL unit 15 operates so that the frequency command fref * has a drooping characteristic according to the active power output from the power converter 21, and the frequency command fref * changes as shown in FIG. Specifically, the frequency command fref * is decreased when the power converter 21 outputs the positive active power P to the output terminal 9 side, and the frequency command fref is output when the negative active power P is output. Increase *.
- FIG. 19 is a block diagram showing an internal configuration of the active power calculator 50 included in the PLL unit 15.
- the active power calculator 50 receives the output voltage Vc and the output current Io, performs the calculation represented by the following equation (6), and outputs the active power P.
- Tvc is the period of the output voltage Vc
- Tc is the calculation period
- m is the number of calculations performed in the calculation period Tc during the period Tvc
- n is the number of calculations from the zero cross of Vc (1 is the oldest
- m Vcn is the current value of the output voltage Vc
- Ion is the current value of the output current Io.
- the active power calculator 50 includes a zero-cross signal output unit 520, a signal delay unit 521, a multiplier 522, integrators 523 and 526, sample and hold units 524 and 527, a fixed signal output unit 525, and a divider. 528.
- Sz is a zero cross signal
- Szd is a delayed zero cross signal.
- the zero cross signal output unit 520 receives the output voltage Vc, outputs a positive zero cross signal Sz when the output voltage Vc is positive, and outputs a negative zero cross signal Sz when the output voltage Vc is negative.
- a plurality of zero crosses may be detected (chattering) in a short time (for example, less than 5 ms) due to fluctuations in the output voltage Vc.
- the zero cross detection may be masked for a certain time (for example, 5 ms) (the zero cross signal Sz is not changed).
- the positive / negative determination of the output voltage Vc may be provided with hysteresis (for example, it is determined to be positive when it is 1V or more and negative when it is ⁇ 1V or less).
- the signal delay unit 521 receives the zero-cross signal Sz and outputs a delayed zero-cross signal Szd obtained by delaying the signal for one calculation step of the active power calculator 50.
- the signal delay unit 521 delays the sample and hold signal (zero cross signal Sz) and the integrator reset signal (delayed zero cross signal Szd). This ensures the sample and hold of the output of the integrator that operates according to the zero-cross signal Sz and the order of resetting the integrator.
- the fixed signal output unit 525 outputs a fixed value of the signal value “1”.
- the time of the period measurement of the output voltage Vc is elapsed.
- the integrator 526 receives the output of the fixed signal output unit 525 and the delayed zero-cross signal Szd, and outputs a period measurement value of the output voltage Vc obtained by integrating the output of the fixed signal output unit 525.
- the integrator 526 resets the integration value to 0 and integrates the output of the fixed signal output unit 525.
- the integrator 526 accumulates the value obtained by multiplying the calculation step time by the output of the fixed signal output unit 525 for each calculation step. Therefore, the output of the integrator 526 is an elapsed time from the timing at which the delayed zero cross signal Szd changes from negative to positive.
- the sample and hold unit 527 receives the output of the integrator 526 and the zero cross signal Sz, and outputs the cycle Tvc of the output voltage Vc.
- the sample and hold unit 527 updates the output of the sample and hold unit 527 to the output of the integrator 526 at the timing when the zero cross signal Sz changes from negative to positive. At other timings, the output of the sample and hold unit 527 does not change. With this operation, it is possible to measure the period in which the output voltage Vc changes from negative to positive.
- the multiplier 522 receives the output voltage Vc and the output current Io, and outputs a multiplication result (Vc ⁇ Io).
- the integrator 523 receives the output of the multiplier 522 and the delayed zero cross signal Szd, and outputs a value obtained by integrating the outputs of the multiplier 522.
- the integrator 523 integrates the value obtained by multiplying the calculation step time by the output of the multiplier 522 for each calculation step, and the integrated value is reset at the timing when the delayed zero-cross signal Szd changes from negative to positive.
- the sample and hold unit 524 receives the output of the integrator 523 and the zero cross signal Sz, and updates the output of the sample and hold unit 524 to the output of the integrator 523 at a timing when the zero cross signal Sz changes from negative to positive. At other timings, the output of the sample and hold unit 524 does not change.
- the divider 528 receives the output of the sample and hold unit 524 and the cycle Tvc of the output voltage Vc, and outputs the result of dividing the output of the sample and hold unit 524 by the cycle Tvc of the output voltage Vc.
- the divider 528 may provide a lower limit for the period Tvc of the output voltage Vc in order to prevent the zero division from occurring when the period Tvc of the output voltage Vc is zero.
- FIG. 20 is a block diagram showing an internal configuration of the change limiter 52 provided in the PLL unit 15.
- the change limiter 52 receives the frequency correction command df, outputs the frequency correction command dfa after the limit, and limits the change in the frequency correction command df per calculation step of the PLL unit 15.
- the change limiter 52 includes a subtracter 540, a limiter 541, an adder 542, and a signal delay unit 543.
- the subtractor 540 receives the frequency correction command df and the output of the signal delay unit 543 corresponding to the previous frequency correction command, and outputs this subtraction result (frequency correction command df ⁇ previous frequency correction command).
- This subtraction result is the amount of change per calculation step (calculation step of the PLL unit 15) of the frequency correction command df.
- the limiter 541 outputs a value in which the amount of change per calculation step of the frequency correction command df that is the output of the subtracter 540 is limited.
- the frequency change to be limited can be set by the upper limit value and the lower limit value of the limiter 541.
- the upper limit value of the limiter 541 is set to 2 ⁇ (calculation step time of the PLL unit 15), and the lower limit value of the limiter 541 is set to ⁇ 2 ⁇ (PLL unit 15 (Calculation step time).
- the adder 542 receives the output of the limiter 541 and the output of the signal delay unit 543, and outputs a frequency correction command dfa after limitation, which is the addition result.
- the limited frequency correction command dfa is input to the signal delay unit 543, and a value obtained by delaying one calculation step of the PLL unit 15 is output from the signal delay unit 543. This output corresponds to the previous frequency correction command.
- FIG. 21 is a timing chart for explaining the parallel operation of each of the power conversion devices 21a and 21b in the power conversion system according to this embodiment.
- FIG. 22 is a timing chart for explaining the parallel operation operation of each of the power conversion devices A and B in a power conversion system that operates the two power conversion devices A and B in parallel as a comparative example.
- the voltage correction amount calculation unit 12 and the voltage command correction unit 13 according to this embodiment are omitted, and the voltage command Vref generated by the voltage command generation unit 11 is not corrected and the PWM signal is corrected. Used to generate Other configurations are the same as those of the power conversion device 21 (21a, 21b).
- the load current (current waveform of the AC load), the output current of one power conversion device 21 a, A (current waveform flowing through the output reactor), the output current (output) of the other power conversion devices 21 b, B Shows the current waveform flowing through the reactor).
- the load current is usually the sum of output currents of two power converters that are operated in parallel.
- the filter reactor 3 in the power converters 21b and B is more effective than the inductance component of the filter reactor 3 in the power converters 21a and A in both cases of FIGS. It is assumed that the inductance component is set small.
- 21 and 22 both show waveforms in a single-phase configuration, but the present invention is not limited to a single phase and can be applied to three phases.
- the reference frequency command fref is corrected by the frequency correction command df by the drooping characteristic calculator 51 provided in the PLL unit 15 of each of the power conversion devices A and B.
- a voltage phase difference occurs between the end of the filter reactor 3 on the switching element unit 2 side and the end of the filter capacitor 4 side. This is because the current of the filter reactor 3 of each of the power converters A and B is adjusted according to this voltage phase difference, and the power is evenly shared by each of the power converters A and B in a steady state.
- the reference frequency command fref is corrected by the frequency correction command df by the drooping characteristic calculator 51 provided in the PLL unit 15 of each power conversion device 21a, 21b.
- a voltage phase difference occurs between the end of the filter reactor 3 on the switching element unit 2 side and the end of the filter capacitor 4 side. This is because the current of the filter reactor 3 of each of the power conversion devices 21a and 21b is adjusted according to this voltage phase difference, and the power is evenly shared by each of the power conversion devices 21a and 21b in a steady state.
- the concentration of power sharing (shared current) is suppressed, and the power sharing is made uniform between the power converters 21a and 21b. Can be improved.
- the PLL unit 15 changes the frequency of the output voltage Vc according to the active power calculated from the output voltage Vc and the output current Io of the power converters 21a and 21b, the power sharing in the steady state can be made uniform. Can do.
- the inductance of the filter reactor 3 varies depending on the temperature of the filter reactor 3. As shown in FIG. 23, the inductance generally decreases as the temperature rises, and when the temperature approaches the Curie temperature, the inductance rapidly decreases. Due to the decrease in inductance of the filter reactor 3, the impedance of the power conversion device 21 decreases. Therefore, when a plurality of power converters 21 are operated in parallel, if a difference occurs in the temperature of the filter reactor 3 of each power converter 21, a difference also occurs in the impedance of each power converter 21. Furthermore, when the current flowing through the filter reactor 3 increases, the inductance decreases due to magnetic saturation, and the impedance of the power converter 21 decreases.
- the load current concentrates on the power conversion device 21 whose impedance has been reduced, so that an overcurrent is more likely to occur.
- a current in a state in which impedance reduction is suppressed is supplied.
- the power sharing can be made uniform between the power converters 21a and 21b.
- FIG. FIG. 24 is a block diagram showing a configuration of a power conversion device applied to the power conversion system according to Embodiment 2 of the present invention. Components corresponding to or corresponding to those of the first embodiment shown in FIG.
- the control unit 10 includes a voltage command generation unit 11, a voltage correction amount calculation unit 112, a voltage command correction unit 13, a PWM signal generation unit 14, and a PLL unit 15. Is the same as in the first embodiment.
- the corrected voltage command Vref * output from the voltage command correction unit 13 is input to the voltage correction amount calculation unit 12 and the internal configuration of the voltage correction amount calculation unit 112 is different from that in the first embodiment. .
- details of the voltage correction amount calculation unit 112 will be described.
- the voltage correction amount calculation unit 112 calculates the voltage command correction amount VL * from the reactor current IL, the output voltage Vc, and the output Vref * of the voltage command correction unit 13.
- This voltage command correction amount VL * corresponds to a voltage drop caused by impedance between the switching element unit 2 and the filter reactor 3 as described in the first embodiment.
- the following expression (7) is obtained.
- VL * is a correction amount of a voltage command calculated by the voltage correction amount calculation unit 112
- IL is a reactor current detected by the reactor current detection unit 6
- Vc is an output voltage detected by the output voltage detection unit 7
- Vref * is a corrected voltage command corrected by the voltage command correction unit 13
- Lset is an inductance component gain
- KVL is a reactor voltage gain
- Rset is a resistance component gain.
- the switching element unit 2 of the power conversion device 21 (21a, 21b) operates so as to have a virtual resistance Rset and a virtual inductance Lset ⁇ .
- the virtual inductance Lset ⁇ is set so that the inductance obtained by adding the inductance of the filter reactor 3 becomes Lset. From the reactor current IL and the inductance component gain Lset, a voltage drop when the reactor current IL flows through the inductance Lset is calculated and corresponds to the first term on the right side of the equation (7). A voltage obtained by removing the voltage drop of the filter reactor 3 (corresponding to the second term on the right side of the equation (7)) from the value is defined as a voltage drop due to the virtual inductance Lset ⁇ .
- the virtual inductance Lset ⁇ including the inductance of the filter reactor 3 can be set.
- the voltage command Vref can be corrected so that the actual inductance component of the filter reactor 3 and the inductance including the virtual inductance Lset ⁇ become Lset.
- the first and third terms on the right side are the same as the first and second terms on the right side in the expression (3) shown in the first embodiment. It can be calculated by the same method.
- a value obtained by passing a filter or the like may be used for the difference between the corrected voltage command Vref * and the output voltage Vc, or a moving average value may be used.
- the reactor voltage gain KVL may be reduced.
- Lset is 2 mH
- the inductance of the filter reactor 3 is 1 mH
- the reactor voltage gain KVL is 1, the inductance 1 mH obtained by removing the inductance 1 mH of the filter reactor 3 from Lset is the virtual inductance Lset ⁇ inside the switching element unit 2 Become.
- the reactor voltage gain is 0.5
- the inductance 1.5 mH obtained by removing 0.5 mH obtained by multiplying the inductance of the filter reactor 3 by the reactor voltage gain KVL from Lset is the virtual inductance inside the switching element unit 2.
- Lset ⁇ the inductance 1.5 mH obtained by removing 0.5 mH obtained by multiplying the inductance of the filter reactor 3 by the reactor voltage gain KVL from Lset is the virtual inductance inside the switching element unit 2.
- the output impedance of the power converter 21 can be set with higher accuracy than in the case of the first embodiment using the inductance component gain Lset as a reference.
- the filter reactor 3 of the power converter 21a is 1.2 mH (20% variation) with respect to the inductance design value 1 mH of the filter reactor 3.
- the filter reactor 3 of the power converter 21b is 0.8 mH (-20% variation).
- the current sharing (power sharing) at the time of inrush of the load is about 1.5 times that of the power converter 21a in the power converter 21b.
- the inductance component gain Lset is set to 0.002
- the combined inductance Lset in which the virtual inductance inside the switching element unit 2 and the inductance of the filter reactor 3 are connected in series is obtained by both the power conversion devices 21a and 21b. Looks like 2mH. For this reason, the current sharing (power sharing) at the time of inrush of load etc. is improved so that it may be equalized by power converters 21a and 21ba.
- the present invention is not limited to the configurations of the first and second embodiments described above, and a part of the configurations of the first and second embodiments may be changed without departing from the spirit of the present invention. In addition, a part of the configuration can be omitted, and the configurations of the first and second embodiments can be combined as appropriate.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
Abstract
Description
すなわち、負荷の変動などによる瞬時的な電力変化が生じた場合、各々の電力変換装置の出力インピーダンスに応じて分担が決まる。そのため、各々の電力変換装置の出力インピーダンスのバラツキに起因して瞬時的な電力分担にもバラツキが発生する。そして、出力電力をバランスできない場合には、出力インピーダンスの小さい電力変換装置の電力分担が大きくなり過ぎて装置が停止するなどのおそれがある。
図1はこの発明の実施の形態1における電力変換システムの全体を示す構成図である。
さらに、出力電圧検出部7は、出力リアクトル5の出力端子9側に接続しても良い。
スイッチング素子部2は、4つの半導体スイッチング素子201~204から成るフルブリッジ構成の単相インバータから成り、第1レグと第2レグとが並列に接続されている。第1レグは、上アームの半導体スイッチング素子201と下アームの半導体スイッチング素子202とが直列接続されて構成され、第2レグは、上アームの半導体スイッチング素子203と下アームの半導体スイッチング素子204とが直列接続されて構成される。半導体スイッチング素子201~204には、ダイオードが逆並列接続されたIGBTやMOSFET等が用いられる。
なお、この場合、スイッチング素子部2は単相インバータで構成して単相の交流負荷61に電力供給するものを示すが、スイッチング素子部2を3相インバータで構成して3相交流電力を3相の交流負荷に供給しても良い。
電圧指令生成部11は、出力電圧Vc、出力電流Ioおよび内部位相φを入力とし、電力変換装置21の出力電圧Vcを制御するための電圧指令Vrefを出力するものである。電圧指令生成部11は、実効電圧指令器30と、実効値演算器(RMS)31と、減算器32と、電圧制御器33と、乗算器34と、ゲイン(K)300と、正弦波生成器(SIN)301と、余弦波生成器(COS)302と、加算器303とで構成される。
実効電圧指令器30は、出力電流Ioと、出力電圧Vcと、正弦波sinφと、余弦波cosφとを入力として、電力変換装置21の出力電圧Vcの制御目標となる実効電圧指令Vr*を出力する。
減算器32は、実効値演算器31が出力している電圧実効値Vcrmsを実効電圧指令Vr*から減算して誤差ΔVrms(=Vr*-Vcrms)を出力する。
ゲイン300は、電圧指令Vrefの実効値Vrefrmsを入力して、電圧振幅に換算するゲインである√2を乗算し、電圧指令Vrefの振幅Vaを出力する(Va=Vrefrms×√2)。
乗算器34は、振幅Vaと正弦波sinφとを乗算して電圧指令Vrefを出力する。
上述したように、実効電圧指令器30は、出力電流Ioと、出力電圧Vcと、正弦波sinφと、余弦波cosφとを入力として、電力変換装置21の出力電圧Vcの実効電圧指令Vr*を出力する。
図5において、Qは基本波無効電力、Vrは基準電圧の実効値である基準実効値、ΔVrは基準実効値Vrに対する補正量である。なお、基準実効値Vrは、並列運転される複数の電力変換装置21に対して共通の基準電圧の実効値で、複数の電力変換装置21に共通の一定値が与えられる。
例えば、200Vrms、定格1kVAの電力変換装置の場合、ゲインKqを0.01Vrms/Var(200Vrms×0.05p.u./(1kVA×1p.u.)=0.01Vrms/Var)に設定する。これにより、スイッチング素子部2(内部を含む)からフィルタコンデンサ4までの間に2Ω(200Vrms×200Vrms×0.05p.u./1kVA=2Ω)のリアクタンスが接続されたのと等価の電圧降下が生じるように、補正量ΔVrが出力される。
加算器323は、基準実効値Vrに補正量ΔVrを加算して実効電圧指令Vr*を出力する(Vr*=Vr*+ΔVr)。
この実施の形態では、上述したように、実効電圧指令器30は垂下特性演算器321を備えて、基本波無効電力Qが低下するように、基本波無効電力Qに対する垂下特性を持たせた実効電圧指令Vr*を生成する。図6に示すように、実効電圧指令Vr*は、基準実効値Vrに、基本波無効電力Qに対する垂下特性(補正量ΔVr)を加えたものとなる。
無効電力演算器320は、出力電流Ioと、出力電圧Vcと、正弦波sinφと、余弦波cosφとを入力として、上記式(1)で示す演算により基本波無効電力Qを算出して出力する。
無効電力演算器320は、ゼロクロス信号出力器360と、信号遅延器361と、固定信号出力器362と、積分器363と、サンプルアンドホールド器364と、正弦波電圧計測器365と、余弦波電圧計測器366と、正弦波電流計測器367と、余弦波電流計測器368と、乗算器369,370と、減算器371とで構成される。以下信号の説明のため、正と負の信号を用いるがHiとLoの信号などとしてもよい。
ゼロクロス信号出力器360は、出力電圧Vcが入力され、出力電圧Vcが正の場合に正のゼロクロス信号Szを出力し、出力電圧Vcが負の場合に負のゼロクロス信号Szを出力する。この際に、出力電圧Vcの変動により短時間(例えば5ms未満)に複数のゼロクロスを検出(チャタリング)する場合がある。このようなチャタリングの対策として、ゼロクロスを検出すると一定時間(例えば5ms)はゼロクロス検出をマスクしてもよい(ゼロクロス信号Szを変化させない)。また、出力電圧Vcの正負判定にヒステリシスを持たせてもよい(例えば、1V以上で正と判定し、-1V以下で負と判定する)。
積分器363は、固定信号出力器362の出力と、遅延後ゼロクロス信号Szdとが入力され、固定信号出力器362の出力の積分した出力電圧Vcの周期計測値を出力する。積分器363は、遅延後ゼロクロス信号Szdが負から正に変化すると、積分値を0にリセットし、固定信号出力器362の出力を積分する。また、積分は演算ステップ時間に固定信号出力器362の出力を乗算した値を演算ステップ毎に積算していく。そのため、積分器363の出力は、遅延後ゼロクロス信号Szdが負から正に変化したタイミングからの経過時間になる。
余弦波電圧計測器366は、出力電圧Vcと、余弦波cosφと、出力電圧Vcの周期Tvcと、ゼロクロス信号Szと、遅延後ゼロクロス信号Szdとを入力し、出力電圧Vcの余弦波cosφ成分を演算し、出力電圧Vcの基本余弦波実効値成分Vccosを出力する。
余弦波電流計測器368は、出力電流Ioと、余弦波cosφと、出力電圧Vcの周期Tvcと、ゼロクロス信号Szと、遅延後ゼロクロス信号Szdとを入力し、出力電流Ioの余弦波cosφ成分を演算し、出力電流Ioの基本余弦波実効値成分Iocosを出力する。
正弦波電圧計測器365は、出力電圧Vcと、正弦波sinφと、出力電圧Vcの周期Tvcと、ゼロクロス信号Szと、遅延後ゼロクロス信号Szdとを入力し、上記式(1)内で示したVcsinの演算を行い、出力電圧Vcの基本正弦波実効値成分Vcsinを出力する。
正弦波電圧計測器365は、乗算器380と、積分器381と、サンプルアンドホールド器382と、除算器383と、ゲイン384とで構成される。
積分器381は、乗算器380の出力と、遅延後ゼロクロス信号Szdとが入力され、乗算器380の出力を積算した値を出力する。ここで、積分器381は、演算ステップ時間に乗算器380の出力を乗算した値を演算ステップ毎に積算し、遅延後ゼロクロス信号Szdが負から正に変わるタイミングで積分値がリセットされる。
ゲイン384は、除算器383の出力が入力され、除算器383の出力に√2を乗算して基本正弦波実効値成分Vcsinを出力する。
余弦波電圧計測器366は、出力電圧Vcと、余弦波cosφと、出力電圧Vcの周期Tvcと、ゼロクロス信号Szと、遅延後ゼロクロス信号Szdとを入力し、上記式(1)内で示したVccosの演算を行い、出力電圧Vcの基本余弦波実効値成分Vccosを出力する。
なお、基本余弦波実効値成分Vccosの演算は、図8で説明した基本正弦波実効値成分Vcsinの算出の入力sinφをcosφに変更するものと同じため省略する。
正弦波電流計測器367は、出力電流Ioと、正弦波sinφと、出力電圧Vcの周期Tvcと、ゼロクロス信号Szと、遅延後ゼロクロス信号Szdとを入力し、上記式(1)内で示したIosinの演算を行い、出力電流Ioの基本正弦波実効値成分Iosinを出力する。
なお、基本正弦波実効値成分Iosinの演算は、図8で説明した出力電圧Vcの基本正弦波実効値成分Vcsinの算出の入力VcをIoに変更するものと同じため省略する。
余弦波電流計測器368は、出力電流Io、余弦波cosφと、出力電圧Vcの周期Tvcと、ゼロクロス信号Szと、遅延後ゼロクロス信号Szdとを入力し、上記式(1)内で示したIocosの演算を行い、出力電流Ioの基本余弦波実効値成分Iocosを出力する。
なお、基本余弦波実効値成分Iocosの演算は、図9で説明した出力電圧Vcの基本余弦波実効値成分Vccosの算出の入力VcをIoに変更するものと同じため省略する。
実効値演算器31は、出力電圧Vcを入力とし、出力電圧Vcの電圧実効値Vcrmsを出力する。実効値演算器31は、ゼロクロス信号出力器340と、乗算器341と、積分器342、345と、サンプルアンドホールド器343、346と、固定信号出力器344と、信号遅延器347と、除算器348と、平方根器349とで構成される。
そして、実効値演算器31は以下の式(2)で示される電圧実効値Vcrmsの演算を行う。
積分器345は、固定信号出力器344の出力と、遅延後ゼロクロス信号Szdとが入力され、固定信号出力器344の出力の積分した出力電圧Vcの周期計測値を出力する。積分器345は、遅延後ゼロクロス信号Szdが負から正に変化すると、積分値を0にリセットし、固定信号出力器344の出力を積分する。また、積分は演算ステップ時間に固定信号出力器344の出力を乗算した値を演算ステップ毎に積算していく。そのため、積分器345の出力は、遅延後ゼロクロス信号Szdが負から正に変化したタイミングからの経過時間になる。
積分器342は、乗算器341の出力と、遅延後ゼロクロス信号Szdとが入力され、乗算器341の出力を積算した値を出力する。ここで、積分器342は、演算ステップ時間に乗算器341の出力を乗算した値を演算ステップ毎に積算し、遅延後ゼロクロス信号Szdが負から正に変わるタイミングで積分値がリセットされる。
除算器348は、サンプルアンドホールド器343の出力と、出力電圧Vcの周期Tvcとが入力され、サンプルアンドホールド器343の出力を出力電圧Vcの周期Tvcで除算した結果を出力する。除算器348は、出力電圧Vcの周期Tvcが0の場合にゼロ割が生じるのを防止するため、出力電圧Vcの周期Tvcに下限値を設けても良い。
除算器348は実数を出力するものであり、除算器348の出力が0以下の場合は、平方根器349の出力が虚数となるため、除算器348の入力に下限値(例えば下限値を0とする)を設けても良い。
電圧制御器33は、電圧実効値Vcrmsを実効電圧指令Vr*から減算した誤差ΔVrmsを入力とし、誤差ΔVrmsが0に近づくように制御量ΔVr*を出力する。
電圧制御器33は、比例ゲイン(Kp)420と、積分ゲイン(Ki)421と、積分器422と、リミッタ423、424と、加算器425とで構成される。
積分ゲイン421は、誤差ΔVrmsを入力とし、積分ゲインKiを乗算した結果(ΔVrms×Ki)を出力する。
積分器422は、積分ゲイン421の出力を入力とし、演算ステップ時間に積分ゲイン421の出力を乗算した値を演算ステップ毎に積算し、その積分結果を出力する。また、図示していないが、積分器422の積算値は、積分器422の後段に接続されるリミッタ423の上限値または下限値に制限されるものとする。
加算器425は、比例ゲイン420の出力と、リミッタ423の出力とを入力とし、これらの入力を加算した結果を出力する。
リミッタ424は、上限値と下限値を有しており、加算器425の出力を入力とし、この入力がリミッタ424の有する上限値より大きい場合は上限値を出力し、下限値より小さい場合は下限値を出力する。それ以外の場合は、リミッタ424は入力された値を出力する。
インダクタンス成分ゲインLsetは、出力リアクトル5よりもフィルタリアクトル3のインダクタンスが十分に大きい場合(例えば出力リアクトル5が10uHでフィルタリアクトル3が1mH)、フィルタリアクトル3のバラつきを小さくするように選定すればよい。
この場合、電力変換装置21aと電力変換装置21bとで、インダクタンス成分ゲインLsetを共に0.001に設定したが、インダクタンス成分ゲインLsetおよび抵抗成分ゲインRsetは、各電力変換装置21a、21bに個別に設定可能である。
PWM信号生成部14は、上記の電圧指令補正部13からの補正後電圧指令Vref*とキャリア信号Scarrとに基づきPWM信号を生成するものであり、キャリア信号Scarrを発生するキャリア信号発生器40と、コンパレータ41と、反転器42とで構成されている。また、簡略化のため、一般的に設定するスイッチングレグの短絡防止時間(デッドタイム)は考慮しないものとしている。
図16において、キャリア信号Scarrはキャリア信号発生器40の出力信号、スイッチング信号S1およびS2はPWM信号生成部14からスイッチング素子部2に出力されるPWM信号である。以下、PWM信号の生成過程を図15、図16に基づいて説明する。
なお、ここでは、キャリア信号発生器40のキャリア信号Scarrと補正後電圧指令Vref*とを比較してスイッチング(PWM)信号S1、S2を生成すると説明したが、入力端子1の電圧を検出する手段を有する構成では、その検出電圧を用いて補正後電圧指令Vref*を規格化してもよい。
PLL部15は、出力電圧Vcと、出力電流Ioとを入力とし、内部位相φを出力する。PLL部15は、出力電圧Vcと、出力電流Ioとから算出される有効電力Pに応じて出力電圧Vcの周波数を変化させるもので、有効電力演算器50と、垂下特性演算器51と、変化リミッタ52と、基準周波数指令部53と、減算器54と、位相生成器55とで構成される。
図17において、Pは有効電力、dfは周波数補正指令、dfaは制限後の周波数補正指令、frefは基準周波数指令、fref*は周波数指令である。
垂下特性演算器51は、有効電力演算器50で演算した有効電力Pに応じて、周波数補正指令dfを演算する。周波数補正指令dfと、有効電力Pとの関係は以下の式(5)となる。
なお、ここでは、有効電力Pに比例して周波数補正指令dfを演算するようにしたが、有効電力Pにフィルタを用いて周波数補正指令dfを演算してもよい。さらに、有効電力Pの微分要素も用いて周波数補正指令dfを演算してもよい。また、並列運転する電力変換装置21の電力容量が異なり、電力変換装置21毎に分担する有効電力Pの比率を調整する場合は、分担する有効電力Pの比率に応じて垂下特性ゲインKfを調整すればよい。その他には、有効電力Pに電力指令オフセットを設定することで、電力変換装置21毎の分担する有効電力を調整することもできる。
このような分散電源用の電力変換装置は、単独運転検出機能を有している。この単独運転検出の判定方法は、電力変換装置が連系する系統電圧の周波数変化から判定している。そのため、この実施の形態の電力変換装置21が、別途設けられた分散電源用の電力変換装置と連系運転する場合、周波数補正指令dfによる周波数変化で、分散電源用の電力変換装置が単独運転を誤検出し、停止する恐れがある。そのため、単独運転の誤検出を防止する手段として、周波数補正指令dfに変化リミッタ52を設定する。
減算器54は、基準周波数指令部53が出力する基準周波数指令frefから制限後の周波数補正指令dfaを減算し、その減算した値fref*(=fref-dfa)を周波数指令として出力する。
位相生成器55は、減算器54から出力される周波数指令fref*を積算することで、電力変換装置21が出力する電圧Vcの内部位相φを生成する。
有効電力演算器50は、出力電圧Vcと、出力電流Ioとを入力し、以下の式(6)で示す演算を行い、有効電力Pを出力する。
図19において、Szはゼロクロス信号、Szdは遅延後ゼロクロス信号である。
積分器526は、固定信号出力器525の出力と、遅延後ゼロクロス信号Szdとが入力され、固定信号出力器525の出力の積分した出力電圧Vcの周期計測値を出力する。積分器526は、遅延後ゼロクロス信号Szdが負から正に変化すると、積分値を0にリセットし、固定信号出力器525の出力を積分する。また、積分器526は、演算ステップ時間に固定信号出力器525の出力を乗算した値を演算ステップ毎に積算していく。そのため、積分器526の出力は、遅延後ゼロクロス信号Szdが負から正に変化したタイミングからの経過時間になる。
積分器523は、乗算器522の出力と、遅延後ゼロクロス信号Szdとが入力され、乗算器522の出力を積算した値を出力する。ここで、積分器523は、演算ステップ時間に乗算器522の出力を乗算した値を演算ステップ毎に積算し、遅延後ゼロクロス信号Szdが負から正に変わるタイミングで積分値がリセットされる。
除算器528は、サンプルアンドホールド器524の出力と、出力電圧Vcの周期Tvcとが入力され、サンプルアンドホールド器524の出力を出力電圧Vcの周期Tvcで除算した結果を出力する。除算器528は、出力電圧Vcの周期Tvcが0の場合にゼロ割が生じるのを防止するため、出力電圧Vcの周期Tvcに下限値を設けても良い。
変化リミッタ52は、周波数補正指令dfを入力して、制限後の周波数補正指令dfaを出力し、PLL部15の演算ステップ当りの周波数補正指令dfの変化に制限を設ける。
変化リミッタ52は、減算器540と、リミッタ541と、加算器542と、信号遅延器543とで構成される。
リミッタ541は、減算器540の出力である周波数補正指令dfの演算ステップ当りの変化量を制限した値を出力する。リミッタ541の上限値と下限値により、制限する周波数変化を設定できる。例えば、周波数補正指令dfの変化を±2Hz/s以内に制限する場合、リミッタ541の上限値を2×(PLL部15の演算ステップ時間)、リミッタ541の下限値を-2×(PLL部15の演算ステップ時間)に設定すればよい。
比較例における電力変換装置A、Bでは、この実施の形態による電圧補正量演算部12および電圧指令補正部13が省略され、電圧指令生成部11が生成する電圧指令Vrefが補正されずにPWM信号の生成に用いられる。その他の構成は、電力変換装置21(21a、21b)と同様とする。
ここでは、この実施の形態の効果を示すため、図21、図22のいずれの場合も、電力変換装置21a、Aにおけるフィルタリアクトル3のインダクタンス成分よりも、電力変換装置21b、Bにおけるフィルタリアクトル3のインダクタンス成分が小さく設定されているものとする。
なお、図21、図22では共に単相構成における波形を示しているが、この発明は単相に限るものではなく、三相にも適用できる。
電力変換装置Aの出力電流と、電力変換装置Bの出力電流とを比較すると、負荷投入時において電力変換装置Bに負荷電流が偏っている。その理由は、2台の電力変換装置A、Bのフィルタリアクトル3のインダクタンス成分が互いに異なるためである。すなわち、電力変換装置Aのフィルタリアクトル3のインダクタンス成分よりも、電力変換装置Bのフィルタリアクトル3のインダクタンス成分が小さいため、インピーダンスが小さく、電力変換装置Bの電流の分担が大きくなる。その結果、瞬時的な電力分担も大きくなる。
電力変換装置21aの出力電流と、電力変換装置21bの出力電流とを比較すると、負荷投入時において電流の偏りが改善されている。この理由は、各々の電力変換装置21a、21bが備える電圧補正量演算部12と電圧指令補正部13とにより、上述したフィルタリアクトル3のインダクタンス成分の誤差が補正されるためである。
このため、負荷投入時のような瞬時的な電力変化に対しても、電力分担(分担電流)が集中するのを抑制し、電力分担を各電力変換装置21a、21b間で均一になるように改善することができる。しかも、PLL部15で電力変換装置21a、21bの出力電圧Vcと出力電流Ioから算出される有効電力に応じて出力電圧Vcの周波数を変化させるので、定常状態での電力分担も均一化することができる。
さらに、フィルタリアクトル3に流れる電流が増加すると磁気飽和によりインダクタンスが低下して、電力変換装置21のインピーダンスが低下する。
図24はこの発明の実施の形態2における電力変換システムに適用される電力変換装置の構成を示すブロック図である。なお、図3に示した実施の形態1と対応もしくは相当する構成部分には同一の符号を付す。
リアクトル電流ILとインダクタンス成分ゲインLsetとから、インダクタンスLsetにリアクトル電流ILが流れた場合の電圧降下が算出され、式(7)の右辺第1項に相当する。その値から、フィルタリアクトル3の電圧降下(式(7)の右辺第2項に相当)分を除いた電圧を、仮想インダクタンスLsetαによる電圧降下とする。これによりフィルタリアクトル3のインダクタンスを含めて、仮想インダクタンスLsetαを設定することができる。そして、フィルタリアクトル3の実際のインダクタンス成分と、仮想インダクタンスLsetαを含めたインダクタンスがLsetとなるように、電圧指令Vrefを補正することができる。
式(7)の右辺第2項については、出力電圧検出部7で検出される出力電圧Vcと電圧指令補正部13で得られる補正後電圧指令Vref*とに基づいて、フィルタリアクトル3に加わる電圧を推定したものである。この場合、補正後電圧指令Vref*と出力電圧Vcとの差分に対してフィルタなどを通した値を用いてもよく、移動平均値を用いてもよい。
それに対して、インダクタンス成分ゲインLsetを0.002に設定すると、スイッチング素子部2の内部の仮想インダクタンスとフィルタリアクトル3のインダクタンスとを直列接続した合成インダクタンスLsetが、電力変換装置21a、21bの双方で2mHになるように見える。このため、負荷突入時などの電流分担(電力分担)は、電力変換装置21a、21baで均等化されるように改善される。
Claims (7)
- 外部に接続される直流電源の電圧を電圧指令に応じた電圧に変換するスイッチング素子部を備えて負荷に交流電力を供給する電力変換装置において、
上記スイッチング素子部の出力を平滑化するフィルタリアクトルおよびフィルタコンデンサと、上記負荷と上記フィルタコンデンサとの間に設けられる出力リアクトルと、上記フィルタリアクトルに流れるリアクトル電流を検出するリアクトル電流検出部と、上記電力変換装置の出力電圧を検出する出力電圧検出部と、上記出力リアクトルを流れる電流を出力電流として検出する出力電流検出部と、上記リアクトル電流検出部、上記出力電圧検出部および上記出力電流検出部からの検出出力に基づいて上記スイッチング素子部を駆動制御する制御部とを備え、
上記制御部は、
上記電力変換装置の上記出力電圧を制御するための上記電圧指令を生成する電圧指令生成部と、上記電圧指令に基づいて上記スイッチング素子部を駆動するPWM信号を生成するPWM信号生成部と、上記出力電圧と上記出力電流とに基づいて算出される有効電力に応じて上記出力電圧の周波数を変化させるPLL部とを備えるとともに、上記リアクトル電流に基づいて電圧指令補正量を演算する電圧補正量演算部と、上記電圧指令補正量に応じて上記電圧指令を補正して上記PWM信号生成部に出力する電圧指令補正部とを有する、
電力変換装置。 - 上記電圧補正量演算部が演算する上記電圧指令補正量は、上記リアクトル電流の微分値に比例した値である、
請求項1に記載の電力変換装置。 - 上記電圧補正量演算部が演算する上記電圧指令補正量には、上記リアクトル電流の微分値に比例した値に加えて、上記リアクトル電流に比例した値を含む、
請求項1に記載の電力変換装置。 - 上記電圧補正量演算部が演算する上記電圧指令補正量には、上記出力電圧検出部で検出された上記出力電圧と上記電圧指令補正部が出力する補正後の電圧指令の差分に比例した値を含む、
請求項2または請求項3に記載の電力変換装置。 - 上記電圧指令生成部は、上記出力電圧検出部で検出された上記出力電圧の実効値に応じて上記電圧指令の振幅を補正する、
請求項1から請求項4のいずれか1項に記載の電力変換装置。 - 上記電圧指令生成部は、上記出力電圧検出部で検出された上記出力電圧と上記出力電流検出部で検出された上記出力電流とに基づいて無効電力を検出し、上記無効電力に応じて上記電圧指令の振幅を補正する、
請求項1から請求項5のいずれか1項に記載の電力変換装置。 - 請求項1から請求項6のいずれか1項に記載の電力変換装置を複数台備え、該複数台の電力変換装置を並列運転して上記負荷に交流電力を供給する電力変換システム。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE112016006265.6T DE112016006265T5 (de) | 2016-01-20 | 2016-11-16 | Elektroenergie-umwandlungseinrichtung und elektroenergie-umwandlungssystem |
US15/780,014 US10256747B2 (en) | 2016-01-20 | 2016-11-16 | Electric power conversion device and electric power conversion system |
CN201680078694.8A CN108575107B (zh) | 2016-01-20 | 2016-11-16 | 电力变换装置以及电力变换系统 |
JP2017562448A JP6490249B2 (ja) | 2016-01-20 | 2016-11-16 | 電力変換装置および電力変換システム |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016008566 | 2016-01-20 | ||
JP2016-008566 | 2016-01-20 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017126205A1 true WO2017126205A1 (ja) | 2017-07-27 |
Family
ID=59361619
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2016/083890 WO2017126205A1 (ja) | 2016-01-20 | 2016-11-16 | 電力変換装置および電力変換システム |
Country Status (5)
Country | Link |
---|---|
US (1) | US10256747B2 (ja) |
JP (1) | JP6490249B2 (ja) |
CN (1) | CN108575107B (ja) |
DE (1) | DE112016006265T5 (ja) |
WO (1) | WO2017126205A1 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019033603A (ja) * | 2017-08-09 | 2019-02-28 | 株式会社明電舎 | 電力変換装置 |
US20230072540A1 (en) * | 2020-04-21 | 2023-03-09 | Mitsubishi Electric Corporation | Power supply system |
JP7333888B1 (ja) * | 2022-07-20 | 2023-08-25 | 三菱電機株式会社 | 分散電源統合管理装置、電力変換装置、電力系統管理システム、分散電源管理方法およびプログラム |
WO2024171573A1 (ja) * | 2023-02-16 | 2024-08-22 | 富士電機株式会社 | 電力変換装置 |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101799363B1 (ko) * | 2016-10-28 | 2017-11-22 | 한국전력공사 | Hvdc 시스템의 소호각 제어 장치 및 방법 |
KR102343688B1 (ko) * | 2016-12-09 | 2021-12-27 | 삼성에스디아이 주식회사 | 전력 변환 장치 및 이를 포함하는 무정전 전원 공급 장치 |
JP6877640B2 (ja) | 2018-05-15 | 2021-05-26 | 三菱電機株式会社 | 電力変換装置および電力変換システム |
WO2020084688A1 (ja) * | 2018-10-23 | 2020-04-30 | 三菱電機株式会社 | 系統システム、制御装置及び系統システムの制御方法 |
JP6602507B1 (ja) * | 2018-11-22 | 2019-11-06 | 三菱電機株式会社 | 電力変換システム |
EP3952097A4 (en) * | 2019-03-29 | 2022-05-11 | Tohoku University | ELECTRICAL POWER CONVERSION DEVICE AND POWER GENERATION SYSTEM |
KR102597788B1 (ko) * | 2019-09-05 | 2023-11-02 | 도시바 미쓰비시덴키 산교시스템 가부시키가이샤 | 전력 변환 장치 |
FI3869682T3 (fi) | 2020-02-24 | 2024-07-10 | Danfoss As | Menetelmä ja ohjauslaite tehonmuuntimen säätämiseksi |
CN113612402A (zh) * | 2021-08-09 | 2021-11-05 | 山特电子(深圳)有限公司 | 一种三相逆变控制系统和控制方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09205774A (ja) * | 1995-11-21 | 1997-08-05 | Hitachi Ltd | 電力変換器の制御装置 |
JP2001016867A (ja) * | 1999-06-30 | 2001-01-19 | Daihen Corp | 系統連系インバータ |
JP2001112261A (ja) * | 1999-10-01 | 2001-04-20 | Toshiba Corp | 交流電源装置 |
JP2006197719A (ja) * | 2005-01-13 | 2006-07-27 | Densei Lambda Kk | 無停電電源装置、無停電電源装置の制御方法、制御用プログラム、および、無停電電源システム |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5217397B2 (ja) | 1971-12-24 | 1977-05-14 | ||
US4384321A (en) * | 1980-04-29 | 1983-05-17 | California Institute Of Technology | Unity power factor switching regulator |
US4445049A (en) * | 1981-12-28 | 1984-04-24 | General Electric Company | Inverter for interfacing advanced energy sources to a utility grid |
US4782241A (en) * | 1987-08-11 | 1988-11-01 | Liebert Corporation | Uninterruptible power supply apparatus and power path transfer method |
US5126585A (en) * | 1990-06-19 | 1992-06-30 | Auckland Uniservices Limited | Uninterruptible power supplies |
AU2003243515A1 (en) * | 2002-06-13 | 2003-12-31 | Pei Electronics, Inc. | Improved pulse forming converter |
JP3993502B2 (ja) * | 2002-10-21 | 2007-10-17 | 株式会社ルネサステクノロジ | 多相直流モータの回転駆動制御装置および起動方法 |
US20050073783A1 (en) * | 2003-10-02 | 2005-04-07 | Phoenixtec Power Co., Ltd. | Parallel redundant power system and the control method for the same |
US7030596B1 (en) * | 2003-12-03 | 2006-04-18 | Linear Technology Corporation | Methods and circuits for programmable automatic burst mode control using average output current |
JP5217397B2 (ja) | 2007-12-04 | 2013-06-19 | 富士電機株式会社 | 電力変換装置の並列運転制御システム |
WO2010007771A1 (ja) * | 2008-07-17 | 2010-01-21 | 三菱電機株式会社 | 電源装置 |
JP5350034B2 (ja) * | 2009-03-25 | 2013-11-27 | 日本ムーグ株式会社 | 電動機システム |
BR112012003612A2 (pt) * | 2009-08-17 | 2017-05-23 | Ideal Power Converters Inc | conversão de força com pseudofase acrescentada |
DE112011102550T5 (de) * | 2010-07-30 | 2013-05-02 | Mitsubishi Electric Corporation | DC/DC-Umwandler |
US9024606B2 (en) * | 2010-12-20 | 2015-05-05 | California Institute Of Technology | Low-to-medium power single chip digital controlled DC-DC regulator for point-of-load applications |
EP2731223B1 (en) | 2011-07-08 | 2016-06-08 | Kawasaki Jukogyo Kabushiki Kaisha | Power conversion apparatus directed to combined-cycle power generation system |
US20130208517A1 (en) * | 2012-02-15 | 2013-08-15 | Clipper Windpower, Inc. | Method of Damping Harmonic Output |
JP5538658B2 (ja) * | 2012-05-24 | 2014-07-02 | 三菱電機株式会社 | 電力変換装置 |
EP2728725B1 (en) * | 2012-10-30 | 2017-08-02 | Dialog Semiconductor GmbH | Hysteretic power converter with current shaping |
US10320310B2 (en) * | 2014-06-24 | 2019-06-11 | Mitsubishi Electric Corporation | Power conversion device |
US9325233B2 (en) * | 2014-07-01 | 2016-04-26 | Texas Instruments Incorporated | DC to DC converter and PWM controller with adaptive compensation circuit |
CN104578884B (zh) * | 2015-02-04 | 2016-08-17 | 国家电网公司 | 一种低电压微电网多逆变器并联电压不平衡控制方法 |
DE102015118226A1 (de) * | 2015-07-17 | 2017-01-19 | Sonovum AG | Vorrichtung zur Untersuchung von Materialien durch akustische Spektroskopie |
EP3322077A1 (en) * | 2016-11-15 | 2018-05-16 | Nxp B.V. | Dc-dc converter controller |
-
2016
- 2016-11-16 US US15/780,014 patent/US10256747B2/en active Active
- 2016-11-16 JP JP2017562448A patent/JP6490249B2/ja active Active
- 2016-11-16 WO PCT/JP2016/083890 patent/WO2017126205A1/ja active Application Filing
- 2016-11-16 CN CN201680078694.8A patent/CN108575107B/zh active Active
- 2016-11-16 DE DE112016006265.6T patent/DE112016006265T5/de not_active Withdrawn
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09205774A (ja) * | 1995-11-21 | 1997-08-05 | Hitachi Ltd | 電力変換器の制御装置 |
JP2001016867A (ja) * | 1999-06-30 | 2001-01-19 | Daihen Corp | 系統連系インバータ |
JP2001112261A (ja) * | 1999-10-01 | 2001-04-20 | Toshiba Corp | 交流電源装置 |
JP2006197719A (ja) * | 2005-01-13 | 2006-07-27 | Densei Lambda Kk | 無停電電源装置、無停電電源装置の制御方法、制御用プログラム、および、無停電電源システム |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019033603A (ja) * | 2017-08-09 | 2019-02-28 | 株式会社明電舎 | 電力変換装置 |
US20230072540A1 (en) * | 2020-04-21 | 2023-03-09 | Mitsubishi Electric Corporation | Power supply system |
JP7333888B1 (ja) * | 2022-07-20 | 2023-08-25 | 三菱電機株式会社 | 分散電源統合管理装置、電力変換装置、電力系統管理システム、分散電源管理方法およびプログラム |
WO2024018558A1 (ja) * | 2022-07-20 | 2024-01-25 | 三菱電機株式会社 | 分散電源統合管理装置、電力変換装置、電力系統管理システム、分散電源管理方法およびプログラム |
WO2024171573A1 (ja) * | 2023-02-16 | 2024-08-22 | 富士電機株式会社 | 電力変換装置 |
Also Published As
Publication number | Publication date |
---|---|
JP6490249B2 (ja) | 2019-03-27 |
CN108575107B (zh) | 2020-05-22 |
US10256747B2 (en) | 2019-04-09 |
CN108575107A (zh) | 2018-09-25 |
JPWO2017126205A1 (ja) | 2018-05-31 |
US20180358907A1 (en) | 2018-12-13 |
DE112016006265T5 (de) | 2018-10-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6490249B2 (ja) | 電力変換装置および電力変換システム | |
US10971991B2 (en) | Power conversion device and power conversion system | |
JP5500141B2 (ja) | 電力変換装置 | |
KR101995864B1 (ko) | 인버터 제어장치 및 그 제어방법 | |
Cha et al. | Design and control of Proportional-Resonant controller based Photovoltaic power conditioning system | |
JP4703251B2 (ja) | 電源装置の運転方法及び電源装置 | |
JP6538544B2 (ja) | 自励式無効電力補償装置 | |
Zhou et al. | Time delay compensation-based fast current controller for active power filters | |
TWI604697B (zh) | Phase-locked loop method for a utility parallel system | |
EP2891938A1 (en) | Static variable compensator and voltage-control method | |
JP2012231606A (ja) | 系統連系電力変換装置 | |
JP2014230318A (ja) | パワーコンディショナ | |
JP6037382B2 (ja) | 高調波抑制装置 | |
JP2006311736A (ja) | 電源装置の運転方法及び電源装置 | |
Singh et al. | Control of DSTATCOM using IcosΦ algorithm | |
US20230188030A1 (en) | Power conversion device and control device | |
WO2014050759A1 (ja) | 単相電圧型交直変換装置 | |
JPH0698469A (ja) | 電圧検出形無効電力補償装置の制御方式 | |
Sezi | Fast and accurate measurement of power system frequency | |
TW201814999A (zh) | 電力變換裝置及電力變換方法 | |
US20240291275A1 (en) | Power conversion device | |
WO2014050936A1 (ja) | 単相電圧型交直変換装置 | |
WO2014050934A1 (ja) | 単相電圧型交直変換装置 | |
Mulolani | Virtual-Flux based Active Power Filter for Power Quality Improvement | |
Wu et al. | Self-tuning fuzzy control for shunt active power filter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16886444 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2017562448 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 112016006265 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16886444 Country of ref document: EP Kind code of ref document: A1 |