WO2017113837A1 - Ic载板阻焊塞孔凹陷的改善方法及制造方法 - Google Patents
Ic载板阻焊塞孔凹陷的改善方法及制造方法 Download PDFInfo
- Publication number
- WO2017113837A1 WO2017113837A1 PCT/CN2016/096909 CN2016096909W WO2017113837A1 WO 2017113837 A1 WO2017113837 A1 WO 2017113837A1 CN 2016096909 W CN2016096909 W CN 2016096909W WO 2017113837 A1 WO2017113837 A1 WO 2017113837A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- ink
- via hole
- hole
- solder resist
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0094—Filling or covering plated through-holes or blind plated vias, e.g. for masking or for mechanical reinforcement
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0023—Etching of the substrate by chemical or physical means by exposure and development of a photosensitive insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/002—Etching of the substrate by chemical or physical means by liquid chemical etching
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0055—After-treatment, e.g. cleaning or desmearing of holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/0959—Plated through-holes or plated blind vias filled with insulating material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/09—Treatments involving charged particles
- H05K2203/095—Plasma, e.g. for treating a substrate to improve adhesion with a conductor or for cleaning holes
Definitions
- the present invention relates to the field of IC carrier manufacturing technology, and in particular, to an improved method and a manufacturing method for a solder mask hole recess of an IC carrier.
- Flash Memory Card is a long-life non-volatile memory that is commonly used as a storage medium in small digital products such as smartphones, digital cameras, and handheld computers.
- the flash memory card is mainly composed of a memory chip and an IC carrier board that functions as an electrical connection.
- the IC carrier board of the flash memory card is connected to the memory chip on one side, and the other side is exposed, and directly contacts the main body part of the electronic device during use. Since the memory chip is thin and the surface is flat, it is required that the surface roughness of the IC carrier plate in contact with it must be good.
- it belongs to products that are in direct contact with consumers during use, so its appearance quality is especially important, especially for the exposed side, the appearance requirements will be higher.
- solder mask plugging In the conventional solder mask hole process, the plug hole can be printed together with the surface ink (ie, the plug is printed), the process is simple and the yield is high, and it is widely used.
- the common method of solder mask soldering plug hole is silk screen plug hole, that is, the product is supported by the screen printing pad, and the mesh plate is attached to the product, and the plug hole ink is inserted into the product hole through the screen under the scraping of the scraper to make the product hole. Filled with ink. Due to the characteristics of the solder resist ink, the quality of the solder resist is reduced and the density is increased, which causes the size of the solder resist ink to shrink accordingly, and the surface of the hole filled with the solder resist ink is inevitably depressed.
- the present invention overcomes the defects of the prior art, and provides an improved method and a manufacturing method for the soldering plug hole recess of the IC carrier board, thereby effectively improving the problem of the soldering plug hole recess of the IC carrier.
- An improved method for soldering a plug hole recess of an IC carrier board includes the following steps:
- a solder resist ink is printed on the surface of the substrate, and the substrate is exposed and developed to cure the solder resist ink on the surface of the substrate.
- fabricating the via holes on the substrate includes the following steps:
- a second copper layer is plated on the surface of the substrate and the surface of the first copper layer.
- the via hole is filled in the via hole by screen printing; the solder resist ink is printed on the surface of the substrate by screen printing.
- the plug ink and the solder resist ink are ultraviolet curable inks.
- the impurities on the inner wall of the via hole are removed in advance before filling the via hole; and impurities on the surface of the substrate are removed before the solder resist ink on the surface of the printed substrate.
- the invention also provides a method for manufacturing an IC carrier board, comprising the following steps:
- Soldering ink is printed on the surface of the substrate, and the substrate is exposed and developed to cure the solder resist ink on the surface of the substrate;
- the shape of the substrate is processed to obtain a finished product.
- the substrate is subjected to a baking process.
- the substrate is subjected to high pressure water cleaning and degreasing treatment.
- the residue on the substrate is removed by a plasma remover.
- An automatic optical inspection system is used to detect whether the substrate has a function or appearance defect.
- the via hole is filled with the plug hole ink, and the diffused plug hole ink is removed by development after the exposure, and the surface of the substrate is polished after the plug ink is cured, and the lead is removed.
- the plug hole ink outside the through hole is finally printed on the surface of the substrate and cured, and then the post process can be performed.
- the plug ink still has a certain depression after curing, and can re-cover these depressions when printing the solder resist ink, thereby improving the soldering plug hole depression, and is practical and effective.
- the above IC carrier manufacturing method utilizes the above principle to mass-produce the IC carrier board product, and can basically solve the problem of the soldering plug hole depression, the product quality is stable, and has good promotion value.
- FIG. 1 is a flow chart showing a method for improving a solder mask plug hole recess of an IC carrier according to an embodiment of the present invention
- FIG. 2 is a flow chart of a method for manufacturing an IC carrier board according to an embodiment of the present invention.
- the method for improving the soldering plug hole recess of the IC carrier includes the following steps:
- the via hole is filled with the plug hole ink, and the diffused plug hole ink is removed by development after the exposure, and the surface of the substrate is polished after the plug ink is cured, and the lead is removed.
- the plug hole ink outside the through hole is finally printed on the surface of the substrate and cured, and then the post process can be performed.
- the plug ink still has a certain depression after curing, and can re-cover these depressions when printing the solder resist ink, thereby improving the soldering plug hole depression, and is practical and effective.
- most of the plug ink is developed, and only a large number of brush wheels can be used for grinding, which can avoid such problems as gold wire drawing, grinding and crushing.
- the via hole is filled in the via hole by screen printing; the solder resist ink is printed on the surface of the substrate by screen printing.
- Screen printing has the advantages of convenient operation, strong ink layer coverage, low cost and energy saving.
- the plug hole ink and the solder resist ink are all UV-curable inks, which have small environmental pollution, fast curing speed, energy saving, good curing product performance, and are suitable for high-speed automatic production.
- the impurity on the inner wall of the via hole is removed in advance; before the solder resist ink on the surface of the printed substrate, impurities on the surface of the substrate are removed in advance to improve the adhesion of the ink.
- This embodiment further provides a method for manufacturing an IC carrier board, including the following steps:
- the baking plate treatment can eliminate the moisture and internal stress of the substrate, and the thinning copper treatment can make the copper surface thickness of the substrate uniform and facilitate subsequent production.
- the through hole is drilled by using a numerical control drilling machine, and the machining precision is high and the speed is fast.
- S50 plating a second copper layer on a surface of the substrate and a surface of the first copper layer;
- S60 filling the via hole with a plug hole ink, exposing and developing the substrate, and curing the plug hole ink in the via hole;
- an ultraviolet curable ink is used as the plug hole ink.
- the baking sheet treatment further hardens the plug ink.
- an ultraviolet curable ink is used as the solder resist ink.
- the impurities on the substrate are removed to facilitate subsequent production.
- S130 detecting, by using an automatic optical inspection (AOI) system, whether a substrate has a function or a defect in appearance;
- AOI automatic optical inspection
- the image acquired by the camera is compared with the qualified parameters in the database, and after image processing, the defects on the substrate are inspected, and the defects are displayed/marked by the display or the automatic sign for maintenance by the maintenance personnel.
- S140 The shape of the substrate is processed to obtain a finished product.
- the outer shape of the substrate is processed by milling.
- the IC carrier board product mass-produced by the above IC carrier manufacturing method can basically solve the problem of the soldering plug hole depression, and the product quality is stable. In actual production, it has reached 0 soldering plug hole depression, which has good promotion value.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
Description
Claims (10)
- 一种IC载板阻焊塞孔凹陷的改善方法,其特征在于,包括以下步骤:提供基板,在基板上制作导通孔;采用塞孔油墨填充所述导通孔,对所述基板进行曝光、显影,固化所述导通孔内的塞孔油墨;研磨基板的表面;在基板上制作线路图形;在基板的表面印刷阻焊油墨,对所述基板进行曝光、显影,固化所述基板表面上的阻焊油墨。
- 根据权利要求1所述的IC载板阻焊塞孔凹陷的改善方法,其特征在于,在基板上制作导通孔包括以下步骤:在所述基板上钻出导通孔;在所述导通孔的内壁沉积第一铜层;在所述基板的表面及第一铜层的表面电镀第二铜层。
- 根据权利要求1所述的IC载板阻焊塞孔凹陷的改善方法,其特征在于,通过丝网印刷方式在所述导通孔中填充塞孔油墨;通过丝网印刷方式在所述基板的表面印刷阻焊油墨。
- 根据权利要求3所述的IC载板阻焊塞孔凹陷的改善方法,其特征在于,所述塞孔油墨及阻焊油墨均为紫外光固化油墨。
- 根据权利要求1-4任一项所述的IC载板阻焊塞孔凹陷的改善方法,其特征在于,在填充所述导通孔前,预先去除导通孔内壁的杂质;在印刷基板表面的阻焊油墨前,预先去除基板表面的杂质。
- 一种IC载板制造方法,其特征在于,包括以下步骤:提供基板,对基板进行烘板及减薄铜处理;在所述基板上钻出导通孔;在所述导通孔的内壁沉积第一铜层;在所述基板的表面及第一铜层的表面电镀第二铜层;采用塞孔油墨填充所述导通孔,对所述基板进行曝光、显影,固化所述 导通孔内的塞孔油墨;研磨基板的表面;在基板上制作线路图形;在基板的表面印刷阻焊油墨,对所述基板进行曝光、显影,固化所述基板表面上的阻焊油墨;对基板进行图形电镀后,采用蚀刻液对基板进行蚀刻;加工基板外形,得到成品。
- 根据权利要求6所述的IC载板制造方法,其特征在于,在研磨基板的表面之后,且在基板上制作线路图形之前,还包括以下步骤:对基板进行烘板处理。
- 根据权利要求6所述的IC载板制造方法,其特征在于,在所述基板上钻出导通孔之后,且在所述导通孔的内壁沉积第一铜层之前,还包括以下步骤:对基板进行高压水清洗及除胶处理。
- 根据权利要求6所述的IC载板制造方法,其特征在于,在固化所述基板表面上的阻焊油墨之后,且在基板进行图形电镀之前,还包括以下步骤:利用等离子除胶机清除基板上的残渣。
- 根据权利要求6-9任一项所述的IC载板制造方法,其特征在于,在采用蚀刻液对基板进行蚀刻之后,且在加工基板外形之前,还包括以下步骤:采用自动光学检查系统检测基板是否存在功能或外观上的缺陷。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020187022192A KR20180100376A (ko) | 2015-12-31 | 2016-08-26 | Ic 캐리어 보드의 솔더 마스크 플러그 홀의 움푹 들어감에 대한 개선 방법 및 ic 캐리어 보드의 제조 방법 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201511034786.X | 2015-12-31 | ||
CN201511034786.XA CN105491803A (zh) | 2015-12-31 | 2015-12-31 | Ic载板阻焊塞孔凹陷的改善方法及制造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017113837A1 true WO2017113837A1 (zh) | 2017-07-06 |
Family
ID=55678403
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2016/096909 WO2017113837A1 (zh) | 2015-12-31 | 2016-08-26 | Ic载板阻焊塞孔凹陷的改善方法及制造方法 |
Country Status (3)
Country | Link |
---|---|
KR (1) | KR20180100376A (zh) |
CN (1) | CN105491803A (zh) |
WO (1) | WO2017113837A1 (zh) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112437552A (zh) * | 2019-08-24 | 2021-03-02 | 王定锋 | 一种阻焊是油墨阻焊的双层导线电路板及其制作方法 |
CN112822841A (zh) * | 2020-12-09 | 2021-05-18 | 广东科翔电子科技股份有限公司 | 一种储存器类载板制作方法 |
CN113613385A (zh) * | 2021-08-02 | 2021-11-05 | 金禄电子科技股份有限公司 | 多层线路板及其制备方法 |
CN114430623A (zh) * | 2021-12-31 | 2022-05-03 | 惠州中京电子科技有限公司 | 一种改良阻焊显影后单面开窗via孔溢油的方法 |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105491803A (zh) * | 2015-12-31 | 2016-04-13 | 广州兴森快捷电路科技有限公司 | Ic载板阻焊塞孔凹陷的改善方法及制造方法 |
CN109257884B (zh) * | 2018-10-31 | 2021-03-23 | 珠海杰赛科技有限公司 | 一种大孔薄板树脂塞孔的方法 |
CN111405758A (zh) * | 2019-01-03 | 2020-07-10 | 鸿富锦精密工业(武汉)有限公司 | 电路板加工方法及电路板 |
CN110402029A (zh) * | 2019-07-19 | 2019-11-01 | 华芯电子(天津)有限责任公司 | 一种pcb基板油墨塞孔的加工工艺 |
CN110636704B (zh) * | 2019-08-12 | 2020-11-17 | 珠海杰赛科技有限公司 | 一种改善印刷线路板阻焊塞孔油墨堆积的方法 |
CN110831332A (zh) * | 2019-10-18 | 2020-02-21 | 江苏博敏电子有限公司 | 一种阻焊半塞孔的加工方法 |
CN111132473A (zh) * | 2019-12-27 | 2020-05-08 | 重庆秦嵩科技有限公司 | 一种pcb组件加工工艺 |
CN115214247A (zh) * | 2021-04-16 | 2022-10-21 | 江苏协和电子股份有限公司 | 一种5g高频产品阻焊塞孔分段固化方法 |
CN113543483B (zh) * | 2021-06-22 | 2023-01-10 | 深圳市景旺电子股份有限公司 | 印刷线路板的阻焊塞孔方法 |
CN114071883A (zh) * | 2021-11-09 | 2022-02-18 | 深圳市百柔新材料技术有限公司 | 一种pcb大孔盖孔蚀刻的湿膜工艺及pcb加工方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100139960A1 (en) * | 2008-12-08 | 2010-06-10 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board having plating pattern buried in via and method of manufacturing the same |
CN103096633A (zh) * | 2011-11-03 | 2013-05-08 | 深南电路有限公司 | 线路板阻焊方法 |
CN104507274A (zh) * | 2014-12-18 | 2015-04-08 | 深圳市五株科技股份有限公司 | 集成电路载板塞孔的工艺方法 |
CN105491803A (zh) * | 2015-12-31 | 2016-04-13 | 广州兴森快捷电路科技有限公司 | Ic载板阻焊塞孔凹陷的改善方法及制造方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN201491366U (zh) * | 2009-07-31 | 2010-05-26 | 深圳市金百泽电路板技术有限公司 | 具盲孔结构的多层、超厚印刷电路板 |
CN101854778B (zh) * | 2010-04-30 | 2011-10-26 | 深圳崇达多层线路板有限公司 | 一种对线路板导电孔进行树脂塞孔的制造工艺 |
CN101868122A (zh) * | 2010-06-24 | 2010-10-20 | 深南电路有限公司 | 一种pcb的制造工艺及其塞孔工艺 |
CN102427678B (zh) * | 2011-11-09 | 2014-08-13 | 金悦通电子(翁源)有限公司 | Pcb板制作方法 |
CN104349607A (zh) * | 2013-07-31 | 2015-02-11 | 深圳崇达多层线路板有限公司 | 线路板阻焊塞孔的加工方法 |
CN104202907B (zh) * | 2014-07-21 | 2017-11-07 | 本立遠東有限公司 | 一种uv印刷法制作沉铜电镀导通孔双面线路板的工艺 |
-
2015
- 2015-12-31 CN CN201511034786.XA patent/CN105491803A/zh active Pending
-
2016
- 2016-08-26 KR KR1020187022192A patent/KR20180100376A/ko not_active Application Discontinuation
- 2016-08-26 WO PCT/CN2016/096909 patent/WO2017113837A1/zh active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100139960A1 (en) * | 2008-12-08 | 2010-06-10 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board having plating pattern buried in via and method of manufacturing the same |
CN103096633A (zh) * | 2011-11-03 | 2013-05-08 | 深南电路有限公司 | 线路板阻焊方法 |
CN104507274A (zh) * | 2014-12-18 | 2015-04-08 | 深圳市五株科技股份有限公司 | 集成电路载板塞孔的工艺方法 |
CN105491803A (zh) * | 2015-12-31 | 2016-04-13 | 广州兴森快捷电路科技有限公司 | Ic载板阻焊塞孔凹陷的改善方法及制造方法 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112437552A (zh) * | 2019-08-24 | 2021-03-02 | 王定锋 | 一种阻焊是油墨阻焊的双层导线电路板及其制作方法 |
CN112822841A (zh) * | 2020-12-09 | 2021-05-18 | 广东科翔电子科技股份有限公司 | 一种储存器类载板制作方法 |
CN113613385A (zh) * | 2021-08-02 | 2021-11-05 | 金禄电子科技股份有限公司 | 多层线路板及其制备方法 |
CN113613385B (zh) * | 2021-08-02 | 2022-08-12 | 金禄电子科技股份有限公司 | 多层线路板及其制备方法 |
CN114430623A (zh) * | 2021-12-31 | 2022-05-03 | 惠州中京电子科技有限公司 | 一种改良阻焊显影后单面开窗via孔溢油的方法 |
Also Published As
Publication number | Publication date |
---|---|
CN105491803A (zh) | 2016-04-13 |
KR20180100376A (ko) | 2018-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2017113837A1 (zh) | Ic载板阻焊塞孔凹陷的改善方法及制造方法 | |
CN105916302B (zh) | 防止绿油塞孔的pcb制造方法 | |
CN109041440B (zh) | 一种湿膜全覆盖式的pcb镀金板的制作方法 | |
JP2004363542A (ja) | ソルダーレジストパターン形成方法 | |
TWI538590B (zh) | 印刷電路板及其製作方法 | |
TWI609613B (zh) | 電路板絲網印刷方法 | |
KR101835276B1 (ko) | 비아 홀이 마련된 인쇄회로기판의 제작방법 | |
CN101765298B (zh) | 印刷电路板加工工艺 | |
CN104349607A (zh) | 线路板阻焊塞孔的加工方法 | |
CN102364999A (zh) | 一种表面无孔形的机械导通孔的电路板制作方法 | |
CN112020237A (zh) | 大功率厚铜电路板防焊制作工艺方法 | |
CN104582319A (zh) | 一种金属化半孔成型方法及印刷电路板制造方法 | |
JP2007110065A (ja) | フォトレジストの欠陥を検査および修復する方法、並びにプリント回路基板の製造プロセス | |
TWI609612B (zh) | 電路板鋼網印刷方法 | |
CN104333979A (zh) | 一种在多层板上进行二次钻孔的方法 | |
CN111629523A (zh) | 一种多层电孔工艺封装基板的制备方法及基板 | |
KR20040067774A (ko) | 인쇄회로기판의 제조방법 | |
CN111654979A (zh) | 一种导通孔内无缝衔接埋嵌铜柱方法 | |
CN103619126A (zh) | 一种金属基厚铜板的外层线路的制作方法 | |
CN212588590U (zh) | 一种多层电孔工艺封装基板 | |
CN106163102A (zh) | 柔性电路板及其制作方法 | |
CN106817849A (zh) | 一种厚铜板防焊工艺 | |
CN102064112A (zh) | 一种铜柱图形转移制作方法 | |
TWI461123B (zh) | 薄膜基板及其製作方法 | |
CN105228358A (zh) | 一种杜绝线路板锣槽漏锣的方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16880630 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20187022192 Country of ref document: KR Kind code of ref document: A |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 21.12.2018) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16880630 Country of ref document: EP Kind code of ref document: A1 |