WO2017053296A1 - Methods of forming etch masks for sub-resolution substrate patterning - Google Patents
Methods of forming etch masks for sub-resolution substrate patterning Download PDFInfo
- Publication number
- WO2017053296A1 WO2017053296A1 PCT/US2016/052668 US2016052668W WO2017053296A1 WO 2017053296 A1 WO2017053296 A1 WO 2017053296A1 US 2016052668 W US2016052668 W US 2016052668W WO 2017053296 A1 WO2017053296 A1 WO 2017053296A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- sidewall spacers
- materials
- mandrels
- substrate
- etch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/0002—Lithographic processes using patterning methods other than those involving the exposure to radiation, e.g. by stamping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
- H01L21/31055—Planarisation of the insulating layers involving a dielectric removal step the removal being a chemical etching step, e.g. dry etching
- H01L21/31056—Planarisation of the insulating layers involving a dielectric removal step the removal being a chemical etching step, e.g. dry etching the removal being a selective chemical etching step, e.g. selective dry etching through a mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
Definitions
- This disclosure relates to substrate processing, and, more particularly, to techniques for patterning substrates including patterning semiconductor wafers.
- creating patterned layers comprises the application of a thin layer of radiation- sensitive material, such as photoresist, to an upper surface of a substrate.
- This radiation-sensitive material is transformed into a relief pattern which can be used as an etch mask to transfer a pattern into an underlying layer on a substrate.
- Patterning of the radiation-sensitive material generally involves exposure to actinic radiation through a reticle (and associated optics) onto the radiation-sensitive material using, for example, a photo-lithography system. This exposure can then be followed by the removal of irradiated regions of the radiation-sensitive material (as in the case of positive photoresist), or non-irradiated regions (as in the case of negative resist) using a developing solvent.
- This mask layer can comprise multiple sub-layers.
- Pitch reduction techniques are termed (often somewhat erroneously yet routinely) "pitch multiplication” as exemplified by "pitch doubling" et cetera.
- Pitch reduction techniques can extend the capabilities of photolithography beyond feature size limitations (optical resolution limitations). That is, conventional multiplication of pitch (more accurately pitch reduction, or multiplication of pitch density) by a certain factor involves reducing a target pitch by a specified factor. Double patterning techniques used with 193 nm immersion lithography are conventionally considered as one of the most promising techniques to pattern 22 nm nodes and smaller.
- SADP self-aligned spacer double patterning
- SAQP self-aligned quadruple patterning
- Techniques disclosed herein provide a method for pitch reduction (increasing pitch/feature density) for creating high-resolution features and also for cutting on pitch of sub-resolution features. Techniques include using multiple materials having different etch characteristics to selectively etch features and create cuts where specified. Thus, methods herein provide a sequence of materials that provide selective self-alignment. Combined with an underlying transfer or
- One embodiment includes a method of patterning a substrate.
- the method includes providing a substrate having mandrels positioned on an underlying layer, with the mandrels comprised of a first material.
- First sidewall spacers are formed on exposed sidewalls of the mandrels, with the first sidewall spacers comprised of a second material.
- Second sidewall spacers are formed on exposed (uncovered) sidewalls of the first sidewall spacers, with the second sidewall spacers comprised of a third material.
- Fill structures are formed that fill open spaces defined between exposed sidewalls of second sidewall spacers that face each other, with the fill structures comprised of a fourth material.
- Top surfaces of the mandrels, the first sidewall spacers, the second sidewall spacers, and the fill structures are all uncovered.
- the first material, the second material, the third material and the fourth material are all chemically different from each other in that one or more of the materials can be selectively etched with respect to remaining materials.
- FIGS. 1 -7 are cross-sectional side views of an example substrate segment according to embodiments disclosed herein.
- FIG. 8 is a cross-sectional perspective view of an example substrate segment according to embodiments disclosed herein.
- FIGS. 9-13 are cross-sectional side views of an example substrate segment according to embodiments disclosed herein.
- FIGS. 14-21 are a top views of an example substrate segment according to embodiments disclosed herein.
- FIGS. 22-24 are cross-sectional side views of an example substrate segment according to embodiments disclosed herein.
- Techniques disclosed herein provide a method and fabrication structure for pitch reduction (increasing pitch/feature density) for creating high- resolution features and also for cutting on pitch of sub-resolution features.
- Techniques include using multiple materials having different etch characteristics to selectively etch features and create cuts or blocks where specified. This can include creating a repeating pattern of materials having a pattern of A-B-C-D-C-B-A, with half pitches below 40 nanometers and even below 12 nanometers and smaller. Critical dimensions of materials can be controlled by type of deposition thickness, such as with atomic layer deposition, instead of being controlled just by optical resolution.
- One embodiment includes a method of patterning a substrate. Such a method is useful for microfabri cation of semiconductor devices and integrated circuits.
- the method includes providing a substrate 105 having mandrels 1 1 1 positioned on an underlying layer 1 15.
- the mandrels 1 1 1 are comprised of a first material.
- the substrate 105 can include a silicon wafer.
- One or more additional underlying layers and/or buried structures can be included Attorney Docket No.: TTCA-571W01 depending on a substrate's progress within a given fabrication flow. There are many different materials from which the mandrels can be constructed.
- Mandrels 1 1 1 can be formed using conventional patterning techniques. For example, mandrels 1 1 1 can be a result of self-aligned double patterning or self-aligned quadruple patterning techniques and thus can have sub- resolution half pitches.
- First sidewall spacers 1 12 are formed on exposed sidewalls of the mandrels 1 1 1 as shown in FIG. 3.
- First sidewall spacers 1 12 are comprised of a second material.
- FIG. 3 shows spacers formed on vertical sidewalls of the mandrels 1 1 1 .
- Forming the first sidewall spacers 1 12 can include conformally depositing the second material on the substrate.
- FIG. 2 shows a conformal film 122 having been deposited on the substrate 105. Such spacer formation is
- a spacer open etch can then be executed to complete formation of sidewall spacers.
- spacer open etch is typically a directional etch that removes the second material from a top surface of the mandrels 1 1 1 and from the underlying layer 1 15 in between second material deposited on sidewalls of the mandrels 1 1 1 (except where material on sidewalls of mandrels covers the underlying layer 1 15).
- Second sidewall spacers 1 13 are formed on exposed sidewalls of the first sidewall spacers 1 12 as shown in FIG. 5.
- the second sidewall spacers 1 13 are comprised of a third material.
- FIG. 5 shows spacers formed on vertical sidewalls of the first sidewall spacers 1 12.
- Forming the second sidewall spacers 1 13 can include conformally depositing the third material on the substrate.
- FIG. 4 shows a conformal film 123 having been deposited on the substrate 105. Such spacer formation is conventionally known.
- highly conformal deposition techniques such as atomic layer deposition (ALD) can be selected for depositing spacer material, which approximately uniformly covers existing structures on the substrate, which can include mandrels 1 1 1 , first sidewall spacers 1 12, and underlying layer 1 15.
- a spacer open etch can then be executed to complete formation of sidewall spacers.
- Such a spacer open etch is typically a directional etch that removes the third material from a top surface of the mandrels 1 1 1 , the first Attorney Docket No.: TTCA-571 W01 sidewall spacers 1 12, and from the underlying layer 1 15 in between third material deposited on sidewalls of the first sidewall spacers 1 12 (except where material on vertical sidewalls of structures covers the underlying layer 1 15). At least a portion of the first sidewall spacers 1 12 define open space between each other prior to forming second sidewall spacers.
- mandrel half-pitch can be shortened such that forming first sidewall spacers completely fills space between selected mandrel pairs and thus prevents forming second sidewall spacers in such a location.
- varying pitch of the mandrels can cause some merged spacers, either from the first sidewall spacers or the second sidewall spacers.
- Such a fabrication technique can be beneficial, for example, in forming power rails for integrated circuits.
- fill structures 1 14 are then formed on the substrate 105.
- Fill structures 1 14 fill open spaces defined between exposed sidewalls of second sidewall spacers 1 13 that face each other (prior to forming the fill structures 1 14).
- the fill structures 1 14 are comprised of a fourth material.
- Fill structures 1 14 are formed such that top surfaces of the mandrels 1 1 1 , the first sidewall spacers 1 12, the second sidewall spacers 1 13, and the fill structures 1 14 are all uncovered. Material selection during formation is such that the first material, the second material, the third material and the fourth material are all chemically different from each other.
- Forming the fill structures 1 14 can include depositing an overburden material 124 of the fourth material on the substrate.
- overburden material 124 deposited on substrate 105, which can entirely cover existing structures.
- Various deposition techniques for depositing the overburden material 124 can be used including spin-on deposition. After deposition, overburden material 124 can be etched back until the fourth material is recessed below top surfaces of the second sidewall spacers 1 13. The fourth material would also be recessed below top surfaces of first sidewall spacers 1 12 and mandrels 1 1 1 .
- FIG. 8 shows a perspective view of a substrate segment having four different line arrays from the mandrels 1 1 1 , first sidewall spacers 1 12, second sidewall spacers 1 13, and fill structures 1 14.
- the first material, the second material, the third material and the fourth material are all chemically different from each other in that a first etch chemistry selectively etches the first material with respect to remaining materials, a second etch chemistry selectively etches the second material with respect to remaining materials, a third etch chemistry Attorney Docket No.: TTCA-571 W01 selectively etches the third material with respect to remaining materials, and a fourth etch chemistry selectively etches the fourth material with respect to remaining materials.
- any of the four different materials can be etched selective to remaining materials.
- the first material, the second material, the third material and the fourth material are all chemically different from each other in that when etching using a predetermined etch chemistry a given two materials are selectively etched with respect to remaining materials.
- the first material, the second material, the third material and the fourth material are all chemically different from each other in that etching the substrate using a
- predetermined etch chemistry selectively etches a given three materials with respect to remaining materials.
- at least two materials of the first material, the second material, the third material and the fourth material are
- an etching process can be executed using a predetermined etch chemistry that etches one or more selected materials with respect to remaining materials.
- two of the first material, the second material, the third material and the fourth material are a same material in that a first etch
- two or more materials are a same material and thus inherently have matching etch characteristics.
- Certain differing materials can etch similarly with particular chemistries that are compatible with etching both, and thus there are different methods to create features that can be etched simultaneously.
- Materials of a same material can be, for example, adjacent lines or alternating lines on a given substrate.
- FIGS. 9-13 an alternative method is disclosed that can be beneficial in recessing the overburden material 124.
- This method involves partially etching into underlying layer 1 15 when forming the first sidewall spacers 1 12.
- FIG. 9 is similar to FIG. 3, except that the spacer open etch includes etching partially into the underlying layer 1 15. Note that a top surface of underlying layer 1 15, that is exposed to directional etchants, is now below a bottom surface of mandrels 1 1 1 .
- a benefit of this recess is more apparent in FIG. 10 as conformal film 123 is deposited on structures with relatively taller sidewalls.
- FIG. 1 1 shows second sidewall spacers 1 13 as taller than first sidewall spacers 1 12.
- overburden material 124 Attorney Docket No.: TTCA-571 W01 is deposited (FIG. 12)
- the amount of overburden material 124 deposited between second sidewall spacers 1 13 is taller which means more height or tolerance when executing an etch back to form fill structures 1 14, as shown in FIG. 13.
- Etch chemistries can be used to selectively etch one or more of the four materials.
- Etch chemistries processes gasses and gas combinations
- gases are known that can selectively etch particular types of materials relative to other types of materials at various selectivity ratios.
- the underlying layer 1 15 can be comprised of a fifth material that is chemically different from the first material, the second material, the third material and the fourth material. With a fifth material different from the other four materials, the underlying layer can be used as a memorization layer or transfer layer for creating composite patterns to transfer into other layers.
- FIG. 14 is a top view of an example substrate segment from FIG. 8. Note that lines of four different materials have been formed for further patterning operations. In general, at least a portion of the substrate can include a repeating pattern of lines in which the material type pattern is A-B-C-D-C-B-A as shown in segment 130. Thus, depending on type of material, various spacing distances are available. For example, between repeating instances of Material A or Material D there are 5 lines of differing materials. These materials can correspond to mandrel material and fill structure material.
- a first etch mask 141 can be provided on the substrate that defines openings that uncover the first material, the second material, the third material and the fourth material, as shown in FIG. 15. Note that such an etch mask can define openings that can be linear with smaller dimensions in one direction. First etch mask 141 , and corresponding openings, can be defined by a conventional
- a first-selected material is selectively etched using the first etch mask 141 and a first etch chemistry.
- FIG. 16 shows an example result of this selective etching. Note that unmasked portions of Material A have been removed and underlying layer 1 15 is now visible at those locations. Note also that the remaining materials were not removed during this etch step.
- FIG. 17 illustrates these results with the first etch mask 141 removed.
- a second selected Attorney Docket No.: TTCA-571 W01 material can be selectively etched using the first etch mask and a second chemistry. Alternatively, one or more materials can be selectively etched relative to remaining material or materials.
- a second etch mask 142 can be created on the substrate that defines openings that uncover the first material, the second material, the third material and the fourth material.
- One or more unmasked materials can then be selectively etched relative to remaining materials using the second etch mask and a second etch chemistry.
- FIG. 18 shows unmasked portions of Material C having been etched.
- FIG. 19 shows the substrate segment with second etch mask 142 removed.
- FIG. 20 shows results of transferring a composite pattern through the underlying layer.
- Materials B and D have been kept or reversed to be combined with transferred segments or cuts to provide the structure shown in FIG. 21 .
- a pitch of the mandrels is less than an optical resolution of a given photolithography system.
- half-pitch spacing of the mandrels can be less than 40 nanometers, 12 nanometers, or even less, and techniques herein can make cuts between such narrow pitch lines using conventional photo-lithography systems.
- providing the substrate 105 having mandrels 1 1 1 positioned on an underlying layer includes the mandrels being comprised of two materials. A lower portion 151 of the mandrels being comprised of the first material, and an upper portion 152 of the mandrels being comprised of a sixth material. An example of this is shown in FIG. 22.
- the first material is selected as a stop material layer that is resistant to chemical-mechanical polishing, such as a nitride. Process flow then continues as previously described in FIGS. 1 -6 to the point at which overburden material 124 is deposited on the substrate 105, as shown in FIG. 23.
- This embodiment includes a planarizing step that planarizes the substrate by executing a chemical-mechanical polishing process that planarizes the mandrels, the first sidewall spacers, the second sidewall spacers, and the fill structures down to a top surface of the lower portion 151 of the mandrels 1 1 1 such that top surfaces of the mandrels, the first sidewall spacers, the second sidewall spacers, and the fill structures are all coplanar, as shown in FIG. 24.
- One advantage Attorney Docket No.: TTCA-571 W01 of such a technique is to remove curved, pointed, or angled surfaces of sidewall spacers.
- Another embodiment includes a patterned structure on a
- This patterned structure includes a nanofabricated structure on a substrate having lines of four different materials.
- the lines of four different materials define a repeating sequence of A-B-C-D-C-B-A in at least a portion of the substrate.
- a top surface of each line is uncovered and thus can be directionally etched.
- At least two of the lines have been created as sidewall spacers using conformal deposition followed by directional etching.
- Lines of respective materials have a half-pitch spacing of less than 16 nanometers.
- the four different materials are chemically different from each other in that one or more materials can be selectively etched with respect to remaining materials.
- FIG. 8 is an illustration of an example embodiment of this patterned structure.
- This patterned structure is typically not a final structure, but an enabling structure for subsequent patterning, cutting on pitch, et cetera.
- a matrix of selectable materials and material combinations can be created to create features at desired locations and lengths that are below resolution capabilities of conventional photolithography systems.
- etched features themselves can be transferred into memorization layers and/or target layers, and can also be used to reverse patterns. Accordingly, five different materials can be accessed for selective etching.
- Self-alignment can be selected at various places on a substrate using an etch mask and the differential etch
- selectivities of the different materials are different.
- a designer can select where to execute an etch and have that etch be self-aligned at sub-resolution dimensions. For example, if a given contact pattern from a photoresist material is relatively large and spans multiple materials, a contact will only be etched at one of the materials within that contact pattern opening.
- substrate or "target substrate” as used herein generically refers to an object being processed in accordance with the invention.
- the substrate may include any material portion or structure of a device, particularly a semiconductor or other electronics device, and may, for example, be a base substrate structure, such as a Attorney Docket No.: TTCA-571 W01 semiconductor wafer, reticle, or a layer on or overlying a base substrate structure such as a thin film.
- substrate is not limited to any particular base structure, underlying layer or overlying layer, patterned or un-patterned, but rather, is contemplated to include any such layer or base structure, and any combination of layers and/or base structures.
- the description may reference particular types of substrates, but this is for illustrative purposes only.
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201680067753.1A CN108352304B (zh) | 2015-09-24 | 2016-09-20 | 形成用于亚分辨率衬底图案化的刻蚀掩模的方法 |
| KR1020187011023A KR102705674B1 (ko) | 2015-09-24 | 2016-09-20 | 분해능이하 기판 패터닝을 위한 에칭 마스크를 형성하는 방법 |
| JP2018515551A JP6726834B2 (ja) | 2015-09-24 | 2016-09-20 | サブ解像度基板パターニングのためのエッチングマスクを形成する方法 |
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201562232005P | 2015-09-24 | 2015-09-24 | |
| US62/232,005 | 2015-09-24 | ||
| US201562258119P | 2015-11-20 | 2015-11-20 | |
| US62/258,119 | 2015-11-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2017053296A1 true WO2017053296A1 (en) | 2017-03-30 |
Family
ID=58386992
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2016/052668 Ceased WO2017053296A1 (en) | 2015-09-24 | 2016-09-20 | Methods of forming etch masks for sub-resolution substrate patterning |
| PCT/US2016/052694 Ceased WO2017053316A1 (en) | 2015-09-24 | 2016-09-20 | Methods of forming etch masks for sub-resolution substrate patterning |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2016/052694 Ceased WO2017053316A1 (en) | 2015-09-24 | 2016-09-20 | Methods of forming etch masks for sub-resolution substrate patterning |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US10020196B2 (enExample) |
| JP (2) | JP2018531506A (enExample) |
| KR (2) | KR102705674B1 (enExample) |
| CN (2) | CN108292591A (enExample) |
| TW (2) | TWI622861B (enExample) |
| WO (2) | WO2017053296A1 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2021532596A (ja) * | 2018-08-01 | 2021-11-25 | アプライド マテリアルズ インコーポレイテッドApplied Materials, Incorporated | Dram stiアクティブカットパターニングへのマルチカラーアプローチ |
Families Citing this family (44)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9564312B2 (en) | 2014-11-24 | 2017-02-07 | Lam Research Corporation | Selective inhibition in atomic layer deposition of silicon-containing films |
| US10115726B2 (en) * | 2016-01-29 | 2018-10-30 | Tokyo Electron Limited | Method and system for forming memory fin patterns |
| US9991156B2 (en) * | 2016-06-03 | 2018-06-05 | International Business Machines Corporation | Self-aligned quadruple patterning (SAQP) for routing layouts including multi-track jogs |
| US10629435B2 (en) | 2016-07-29 | 2020-04-21 | Lam Research Corporation | Doped ALD films for semiconductor patterning applications |
| US10002762B2 (en) * | 2016-09-09 | 2018-06-19 | International Business Machines Corporation | Multi-angled deposition and masking for custom spacer trim and selected spacer removal |
| US9911619B1 (en) * | 2016-10-12 | 2018-03-06 | Globalfoundries Inc. | Fin cut with alternating two color fin hardmask |
| US10454029B2 (en) | 2016-11-11 | 2019-10-22 | Lam Research Corporation | Method for reducing the wet etch rate of a sin film without damaging the underlying substrate |
| US10832908B2 (en) * | 2016-11-11 | 2020-11-10 | Lam Research Corporation | Self-aligned multi-patterning process flow with ALD gapfill spacer mask |
| US10388644B2 (en) | 2016-11-29 | 2019-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of manufacturing conductors and semiconductor device which includes conductors |
| US9881794B1 (en) | 2016-11-29 | 2018-01-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor methods and devices |
| KR102712059B1 (ko) * | 2016-12-23 | 2024-10-02 | 인텔 코포레이션 | 진보된 리소그래피 및 자기-조립 디바이스들 |
| US9934970B1 (en) | 2017-01-11 | 2018-04-03 | International Business Machines Corporation | Self aligned pattern formation post spacer etchback in tight pitch configurations |
| US10217633B2 (en) * | 2017-03-13 | 2019-02-26 | Globalfoundries Inc. | Substantially defect-free polysilicon gate arrays |
| CN108735585B (zh) * | 2017-04-17 | 2019-06-28 | 联华电子股份有限公司 | 掩模图案的制作方法 |
| US10304728B2 (en) * | 2017-05-01 | 2019-05-28 | Advanced Micro Devices, Inc. | Double spacer immersion lithography triple patterning flow and method |
| US20180323061A1 (en) * | 2017-05-03 | 2018-11-08 | Tokyo Electron Limited | Self-Aligned Triple Patterning Process Utilizing Organic Spacers |
| CN109216163A (zh) * | 2017-06-29 | 2019-01-15 | 中芯国际集成电路制造(上海)有限公司 | 半导体器件的制造方法 |
| US10147611B1 (en) * | 2017-08-28 | 2018-12-04 | Nanya Technology Corporation | Method for preparing semiconductor structures |
| US10269559B2 (en) | 2017-09-13 | 2019-04-23 | Lam Research Corporation | Dielectric gapfill of high aspect ratio features utilizing a sacrificial etch cap layer |
| CN109545684B (zh) * | 2017-09-22 | 2020-11-27 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其形成方法 |
| US10340364B2 (en) * | 2017-11-14 | 2019-07-02 | International Business Machines Corporation | H-shaped VFET with increased current drivability |
| US10566207B2 (en) * | 2017-12-27 | 2020-02-18 | Samsung Electronics Co., Ltd. | Semiconductor manufacturing methods for patterning line patterns to have reduced length variation |
| WO2019169335A1 (en) | 2018-03-02 | 2019-09-06 | Lam Research Corporation | Selective deposition using hydrolysis |
| US10395926B1 (en) * | 2018-04-17 | 2019-08-27 | Globalfoundries Inc. | Multiple patterning with mandrel cuts formed using a block mask |
| JP2019204815A (ja) * | 2018-05-21 | 2019-11-28 | 東京エレクトロン株式会社 | 基板処理方法及び基板処理装置 |
| US10643846B2 (en) | 2018-06-28 | 2020-05-05 | Lam Research Corporation | Selective growth of metal-containing hardmask thin films |
| US10763118B2 (en) * | 2018-07-11 | 2020-09-01 | International Business Machines Corporation | Cyclic selective deposition for tight pitch patterning |
| CN110911272B (zh) * | 2018-09-17 | 2024-05-03 | 长鑫存储技术有限公司 | 在半导体器件中形成微图案的方法 |
| US11164772B2 (en) * | 2018-10-30 | 2021-11-02 | International Business Machines Corporation | Spacer-defined process for lithography-etch double patterning for interconnects |
| EP3660890B1 (en) | 2018-11-27 | 2021-08-11 | IMEC vzw | A method for forming an interconnection structure |
| CN111370309B (zh) * | 2018-12-26 | 2023-12-12 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其形成方法 |
| CN111640655B (zh) * | 2019-03-01 | 2023-04-25 | 中芯国际集成电路制造(上海)有限公司 | 半导体器件及其形成方法 |
| US10943816B2 (en) | 2019-04-03 | 2021-03-09 | International Business Machines Corporation | Mask removal for tight-pitched nanostructures |
| US11315787B2 (en) * | 2019-04-17 | 2022-04-26 | Applied Materials, Inc. | Multiple spacer patterning schemes |
| CN111952165B (zh) * | 2019-05-17 | 2025-03-18 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其形成方法 |
| JP7546000B2 (ja) | 2019-06-04 | 2024-09-05 | ラム リサーチ コーポレーション | パターニングにおける反応性イオンエッチングのための重合保護層 |
| WO2021025874A1 (en) | 2019-08-06 | 2021-02-11 | Lam Research Corporation | Thermal atomic layer deposition of silicon-containing films |
| CN112017970B (zh) * | 2020-07-24 | 2022-09-20 | 中国科学院微电子研究所 | 自对准金属层的制造方法、半导体器件及电子设备 |
| KR20230043795A (ko) | 2020-07-28 | 2023-03-31 | 램 리써치 코포레이션 | 실리콘-함유 막들의 불순물 감소 |
| CN114334801A (zh) * | 2020-09-30 | 2022-04-12 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构的形成方法 |
| US11990409B2 (en) | 2021-04-19 | 2024-05-21 | Samsung Electronics Co., Ltd. | Semiconductor device with fine metal lines for BEOL structure and method of manufacturing the same |
| KR20240032126A (ko) | 2021-07-09 | 2024-03-08 | 램 리써치 코포레이션 | 실리콘-함유 막들의 플라즈마 강화 원자 층 증착 |
| US12451354B2 (en) | 2022-09-09 | 2025-10-21 | Tokyo Electron Limited | Double patterning method of patterning a substrate |
| CN118039463B (zh) * | 2024-01-19 | 2024-10-29 | 深圳市鹏芯微集成电路制造有限公司 | 掩膜的制造方法和半导体器件的制造方法 |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07235675A (ja) * | 1994-02-24 | 1995-09-05 | Nec Corp | 半導体装置の製造方法 |
| US6632741B1 (en) * | 2000-07-19 | 2003-10-14 | International Business Machines Corporation | Self-trimming method on looped patterns |
| US20060027889A1 (en) * | 2004-08-05 | 2006-02-09 | International Business Machines Corporation | Isolated fully depleted silicon-on-insulator regions by selective etch |
| US20080057692A1 (en) * | 2006-08-30 | 2008-03-06 | Wells David H | Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures |
| US20150243518A1 (en) * | 2014-02-23 | 2015-08-27 | Tokyo Electron Limited | Method for multiplying pattern density by crossing multiple patterned layers |
Family Cites Families (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5223083A (en) | 1992-01-23 | 1993-06-29 | Micron Technology, Inc. | Process for etching a semiconductor device using an improved protective etching mask |
| US7560390B2 (en) * | 2005-06-02 | 2009-07-14 | Micron Technology, Inc. | Multiple spacer steps for pitch multiplication |
| US7696101B2 (en) * | 2005-11-01 | 2010-04-13 | Micron Technology, Inc. | Process for increasing feature density during the manufacture of a semiconductor device |
| KR100718782B1 (ko) * | 2005-11-11 | 2007-05-16 | 매그나칩 반도체 유한회사 | 이미지 센서 제조방법 |
| KR101348280B1 (ko) | 2007-07-06 | 2014-01-10 | 삼성전자주식회사 | 미세 피치의 하드마스크 패턴 형성 방법 및 이를 이용한반도체 소자의 미세 패턴 형성 방법 |
| US8852851B2 (en) * | 2006-07-10 | 2014-10-07 | Micron Technology, Inc. | Pitch reduction technology using alternating spacer depositions during the formation of a semiconductor device and systems including same |
| US7666578B2 (en) * | 2006-09-14 | 2010-02-23 | Micron Technology, Inc. | Efficient pitch multiplication process |
| KR20080034234A (ko) * | 2006-10-16 | 2008-04-21 | 삼성전자주식회사 | 반도체 장치의 미세 패턴 형성 방법 |
| WO2008115600A1 (en) * | 2007-03-21 | 2008-09-25 | Olambda, Inc. | Multi-material hard mask or prepatterned layer for use with multi-patterning photolithography |
| US7923373B2 (en) * | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
| US7994495B2 (en) * | 2008-01-16 | 2011-08-09 | Xerox Corporation | Organic thin film transistors |
| JP2010080625A (ja) * | 2008-09-25 | 2010-04-08 | Toshiba Corp | マスクパターンの形成方法および半導体装置の製造方法 |
| JP4825891B2 (ja) * | 2009-03-31 | 2011-11-30 | 株式会社東芝 | 半導体装置の製造方法およびテンプレート |
| KR101732936B1 (ko) * | 2011-02-14 | 2017-05-08 | 삼성전자주식회사 | 반도체 소자의 미세 패턴 형성 방법 |
| CN102693898B (zh) * | 2011-03-21 | 2016-02-24 | 华邦电子股份有限公司 | 缩小间距的方法 |
| JP2013161987A (ja) * | 2012-02-06 | 2013-08-19 | Toshiba Corp | パターン形成方法 |
| US9034197B2 (en) * | 2012-09-13 | 2015-05-19 | HGST Netherlands B.V. | Method for separately processing regions on a patterned medium |
| US9153477B2 (en) * | 2012-09-28 | 2015-10-06 | Intel Corporation | Directed self assembly of block copolymers to form vias aligned with interconnects |
| CN103715068A (zh) * | 2012-09-29 | 2014-04-09 | 中芯国际集成电路制造(上海)有限公司 | 半导体精细图案的形成方法 |
| US8871651B1 (en) * | 2013-07-12 | 2014-10-28 | Globalfoundries Inc. | Mask formation processing |
| US9041217B1 (en) * | 2013-12-18 | 2015-05-26 | Intel Corporation | Self-aligned via patterning with multi-colored photobuckets for back end of line (BEOL) interconnects |
| US9209077B2 (en) * | 2013-12-20 | 2015-12-08 | Intel Corporation | Diagonal hardmasks for improved overlay in fabricating back end of line (BEOL) interconnects |
| KR102176758B1 (ko) * | 2014-02-10 | 2020-11-10 | 에스케이하이닉스 주식회사 | 블록 코폴리머를 이용한 패턴 형성을 위한 구조 및 패턴 형성 방법 |
| CN103943468A (zh) * | 2014-05-08 | 2014-07-23 | 上海华力微电子有限公司 | 一种图形自对准形成方法 |
-
2016
- 2016-09-20 CN CN201680067813.XA patent/CN108292591A/zh active Pending
- 2016-09-20 JP JP2018515554A patent/JP2018531506A/ja active Pending
- 2016-09-20 WO PCT/US2016/052668 patent/WO2017053296A1/en not_active Ceased
- 2016-09-20 US US15/270,841 patent/US10020196B2/en active Active
- 2016-09-20 CN CN201680067753.1A patent/CN108352304B/zh active Active
- 2016-09-20 KR KR1020187011023A patent/KR102705674B1/ko active Active
- 2016-09-20 JP JP2018515551A patent/JP6726834B2/ja active Active
- 2016-09-20 KR KR1020187010710A patent/KR102436100B1/ko active Active
- 2016-09-20 US US15/270,717 patent/US9818611B2/en active Active
- 2016-09-20 WO PCT/US2016/052694 patent/WO2017053316A1/en not_active Ceased
- 2016-09-22 TW TW105130522A patent/TWI622861B/zh active
- 2016-09-22 TW TW105130524A patent/TWI620995B/zh active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07235675A (ja) * | 1994-02-24 | 1995-09-05 | Nec Corp | 半導体装置の製造方法 |
| US6632741B1 (en) * | 2000-07-19 | 2003-10-14 | International Business Machines Corporation | Self-trimming method on looped patterns |
| US20060027889A1 (en) * | 2004-08-05 | 2006-02-09 | International Business Machines Corporation | Isolated fully depleted silicon-on-insulator regions by selective etch |
| US20080057692A1 (en) * | 2006-08-30 | 2008-03-06 | Wells David H | Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures |
| US20150243518A1 (en) * | 2014-02-23 | 2015-08-27 | Tokyo Electron Limited | Method for multiplying pattern density by crossing multiple patterned layers |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2021532596A (ja) * | 2018-08-01 | 2021-11-25 | アプライド マテリアルズ インコーポレイテッドApplied Materials, Incorporated | Dram stiアクティブカットパターニングへのマルチカラーアプローチ |
| JP7159443B2 (ja) | 2018-08-01 | 2022-10-24 | アプライド マテリアルズ インコーポレイテッド | Dram stiアクティブカットパターニングへのマルチカラーアプローチ |
| JP2023017773A (ja) * | 2018-08-01 | 2023-02-07 | アプライド マテリアルズ インコーポレイテッド | Dram stiアクティブカットパターニングへのマルチカラーアプローチ |
| JP7407259B2 (ja) | 2018-08-01 | 2023-12-28 | アプライド マテリアルズ インコーポレイテッド | Dram stiアクティブカットパターニングへのマルチカラーアプローチ |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108352304A (zh) | 2018-07-31 |
| JP6726834B2 (ja) | 2020-07-22 |
| US20170092506A1 (en) | 2017-03-30 |
| US10020196B2 (en) | 2018-07-10 |
| KR102436100B1 (ko) | 2022-08-24 |
| KR20180045892A (ko) | 2018-05-04 |
| KR20180049101A (ko) | 2018-05-10 |
| JP2018531506A (ja) | 2018-10-25 |
| US20170092496A1 (en) | 2017-03-30 |
| KR102705674B1 (ko) | 2024-09-10 |
| CN108352304B (zh) | 2022-03-08 |
| US9818611B2 (en) | 2017-11-14 |
| CN108292591A (zh) | 2018-07-17 |
| TW201721292A (zh) | 2017-06-16 |
| TWI620995B (zh) | 2018-04-11 |
| TW201721293A (zh) | 2017-06-16 |
| TWI622861B (zh) | 2018-05-01 |
| WO2017053316A1 (en) | 2017-03-30 |
| JP2018530156A (ja) | 2018-10-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9818611B2 (en) | Methods of forming etch masks for sub-resolution substrate patterning | |
| US11107682B2 (en) | Method for patterning a substrate using a layer with multiple materials | |
| US10103032B2 (en) | Methods of forming etch masks for sub-resolution substrate patterning | |
| US10366890B2 (en) | Method for patterning a substrate using a layer with multiple materials | |
| US9437447B2 (en) | Method for patterning a substrate for planarization | |
| US10115726B2 (en) | Method and system for forming memory fin patterns | |
| JP2018531506A6 (ja) | サブ解像度基板パターニングのためのエッチングマスクを形成する方法 | |
| US10332744B2 (en) | Method for patterning a substrate using a layer with multiple materials | |
| US10083842B2 (en) | Methods of sub-resolution substrate patterning |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16849422 Country of ref document: EP Kind code of ref document: A1 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2018515551 Country of ref document: JP |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| ENP | Entry into the national phase |
Ref document number: 20187011023 Country of ref document: KR Kind code of ref document: A |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 16849422 Country of ref document: EP Kind code of ref document: A1 |