Classifications

• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L23/00—Details of semiconductor or other solid state devices
  • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
  • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
  • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
  • H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L23/00—Details of semiconductor or other solid state devices
  • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
  • H01L23/64—Impedance arrangements
  • H01L23/645—Inductive arrangements
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
  • H10D1/00—Resistors, capacitors or inductors
  • H10D1/20—Inductors
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
  • H01L2224/13001—Core members of the bump connector
  • H01L2224/13075—Plural core members
  • H01L2224/1308—Plural core members being stacked
  • H01L2224/13082—Two-layer arrangements
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
  • H01L2224/13001—Core members of the bump connector
  • H01L2224/13075—Plural core members
  • H01L2224/1308—Plural core members being stacked
  • H01L2224/13083—Three-layer arrangements
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
  • H01L2224/13001—Core members of the bump connector
  • H01L2224/13099—Material
  • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
  • H01L2224/13001—Core members of the bump connector
  • H01L2224/13099—Material
  • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
  • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
  • H01L2224/1354—Coating
  • H01L2224/13599—Material
  • H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
  • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
  • H01L2224/161—Disposition
  • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
  • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
  • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
  • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
  • H01L2224/161—Disposition
  • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
  • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
  • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
  • H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
  • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
  • H01L2224/161—Disposition
  • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
  • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
  • H01L2224/16265—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
  • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
  • H01L2224/161—Disposition
  • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
  • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
  • H01L2224/16265—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
  • H01L2224/16267—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component the bump connector connecting to a bonding area disposed in a recess of the surface of the item
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
  • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
  • H01L2224/161—Disposition
  • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
  • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
  • H01L2224/16265—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
  • H01L2224/16268—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component the bump connector connecting to a bonding area protruding from the surface of the item
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
  • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
  • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
  • H01L2224/81385—Shape, e.g. interlocking features
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
  • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
  • H01L2224/818—Bonding techniques
  • H01L2224/81801—Soldering or alloying
  • H01L2224/81815—Reflow soldering
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L23/00—Details of semiconductor or other solid state devices
  • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
  • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
  • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
  • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
  • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L23/00—Details of semiconductor or other solid state devices
  • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
  • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
  • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
  • H01L23/49822—Multilayer substrates
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L23/00—Details of semiconductor or other solid state devices
  • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
  • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
  • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
  • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/10—Details of semiconductor or other solid state devices to be connected
  • H01L2924/11—Device type
  • H01L2924/14—Integrated circuits
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
  • H01L2924/151—Die mounting substrate
  • H01L2924/153—Connection portion
  • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
  • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
  • H01L2924/1901—Structure
  • H01L2924/19011—Structure including integrated passive components
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
  • H01L2924/1901—Structure
  • H01L2924/1904—Component type
  • H01L2924/19042—Component type being an inductor
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
  • H01L2924/191—Disposition
  • H01L2924/19101—Disposition of discrete passive components
  • H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
  • H01L2924/19103—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device interposed between the semiconductor or solid-state device and the die mounting substrate, i.e. chip-on-passive

Definitions

• Various embodiments described herein relate to integrated circuit devices, and more particularly, to integrated circuit devices with voltage regulators.
• Voltage regulators have been implemented in conventional dedicated power management integrated circuits (PMICs).
• PMICs dedicated power management integrated circuits
• a conventional PMIC which is separate from other integrated circuits on a circuit board, may have difficulty meeting the droop (transient) and power (efficiency) requirements of a modern multi-core application processor or communication processor, for example.
• inductors in voltage regulators typically require very low resistances to minimize power losses in voltage regulation.
• inductors may require thick metal traces on the SOC die in order to reduce the resistance values of the inductors.
• thick metal traces may not be feasible.
• conventional fabrication processes for integrating inductors as part of a voltage regulator on a silicon SOC die may require several additional masks, thereby increasing the cost of fabrication.
• Exemplary embodiments of the disclosure are directed to integrated circuit devices and methods of making the same.
• a voltage regulator is integrated or embedded in a system-on-chip (SOC) device which also includes one or more circuits using the voltage supplied by the voltage regulator.
• SOC system-on-chip
• a device comprising: a system-on- chip (SOC) wafer; an inductor wafer having first and second surfaces and a plurality of vias therethrough, the vias forming a plurality of sidewalls in the inductor wafer, wherein the first surface of the inductor wafer is disposed adjacent to the SOC wafer; a magnetic layer on at least a portion of the first surface of the inductor wafer; and a conductive layer disposed on the magnetic layer, on at least a portion of the second surface of the inductor wafer, and on at least some of the sidewalls formed by the vias in the inductor wafer.
• SOC system-on- chip
• a device comprising: a voltage regulator, comprising: a die; an inductor wafer having first and second surfaces and a plurality of vias therethrough, the vias forming a plurality of sidewalls in the inductor wafer, wherein the first surface of the inductor wafer is disposed adjacent to the die; a magnetic layer on at least a portion of the first surface of the inductor wafer; and a plurality of conductors disposed within at least some of the vias in the inductor wafer, the conductors having respective first ends adjacent to the first surface of the inductor wafer and second ends adjacent to the second surface of the inductor wafer; and a system-on-chip (SOC) package configured to receive a power supply voltage from the voltage regulator, the SOC package having at least one conductor connected to at least one of the first and second ends of the conductors.
• SOC system-on-chip
• a method of making a device comprising: providing a first wafer having a first surface and a second surface; forming a plurality of vias through the first and second surfaces of the first wafer, wherein the vias are defined by a plurality of sidewalls within the first wafer; forming a patterned magnetic layer on at least a portion of the first surface of the first wafer; forming a conductive layer on the patterned magnetic layer over the patterned magnetic layer, at least a portion of the second surface of the first wafer, and at least some of the sidewalls of the vias; and joining a second wafer to the first wafer.
• a method of making a device comprising: providing a system-on-chip (SOC) package; and forming a voltage regulator on the SOC package, comprising: providing an SOC die; providing an inductor wafer having first and second surfaces, wherein the first surface of the inductor wafer is disposed adjacent to the SOC die; forming a plurality of vias through the first and second surfaces of the inductor wafer, wherein the vias are defined by a plurality of sidewalls in the inductor wafer; and forming a plurality of conductors disposed within at least some of the vias in the inductor wafer, the conductors having respective first ends adjacent to the first surface of the inductor wafer and second ends adjacent to the second surface of the inductor wafer, wherein the SOC package is configured to receive a power supply voltage from the voltage regulator, the SOC package having at least one conductor connected to at least one of the first and second ends of the conductors.
• SOC system-on-chip
• FIG. 1 is a perspective view illustrating an embodiment of a system-on-chip
• FIG. 2 is a perspective view illustrating an embodiment of an inductor wafer with through vias.
• FIG. 3 is a perspective view illustrating an embodiment of face-to-face wafer-to- wafer bonding of an SOC wafer and an inductor wafer.
• FIG. 4 is a sectional view illustrating an embodiment of a first process step in the manufacturing of an inductor on an inductor wafer with through vias.
• FIG. 5 is a sectional view illustrating an embodiment of a second process step in the manufacturing of the inductor with a patterned thin-film magnetic layer.
• FIG. 6 is a sectional view of an embodiment of a third process step in the manufacturing of the inductor with a dielectric on the thin-film magnetic layer.
• FIG. 7 is a sectional view of an embodiment of a fourth process step in the manufacturing of the inductor with metal plating.
• FIG. 8 is a top plan view of an inductor having a coil with multiple loops.
• FIG. 9 is a sectional view illustrating an embodiment of a fifth process step in the manufacturing of a system-on-chip (SOC) device by joining an SOC wafer with an inductor wafer.
• SOC system-on-chip
• FIG. 10 is a sectional view illustrating an embodiment of the SOC device of
• FIG. 9 after the SOC wafer and the inductor wafer are joined together.
• FIG. 11 is a perspective view illustrating an embodiment of an inductor die after dicing of the joined SOC wafer and inductor wafer.
• FIG. 12 is a sectional view illustrating an embodiment of a system including a printed circuit board (PCB), an SOC package, and a voltage regulator which includes an inductor die.
• PCB printed circuit board
• SOC package SOC package
• voltage regulator which includes an inductor die.
• FIG. 13 is a diagram illustrating am embodiment of a system including a power management integrated circuit (PMIC) and an SOC device which includes an integrated or embedded voltage regulator and circuit using the voltage regulator.
• PMIC power management integrated circuit
• SOC device which includes an integrated or embedded voltage regulator and circuit using the voltage regulator.
• FIG. 1 is a perspective view illustrating an embodiment of a system-on-chip
• the SOC wafer 100 having a first surface 102 and a second surface 104 opposite each other.
• the SOC wafer 100 comprises a semiconductor wafer, such as a silicon wafer.
• the SOC wafer 100 may comprise a glass wafer, a quartz wafer, an organic wafer, or a wafer made of another material.
• the SOC wafer 100 may be integrated with an inductor wafer on which one or more inductors are provided.
• FIG. 2 is a perspective view illustrating an embodiment of an inductor wafer 200 with a plurality of through vias 202a, 202b, 202c, ... .
• the inductor wafer 200 has first and second surfaces 204 and 206 opposite each other, and the vias 202a, 202b, 202c, ... are formed through the first and second surfaces 204 and 206 of the inductor wafer 200.
• the inductor wafer 200 comprises a glass wafer.
• the inductor wafer 200 may comprise a quartz wafer, an organic wafer, or another type of low-loss dielectric material, to ensure that the inductor fabricated on the inductor wafer 200 has a low parasitic loss.
• the inductor wafer 200 may comprise a quartz wafer, an organic wafer, or another type of low-loss dielectric material, to ensure that the inductor fabricated on the inductor wafer 200 has a low parasitic loss.
• detailed structure of the conductors in the vias 202a, 202b, 202c, ... and the patterned conductive layers on the first and second surfaces 204 and 206 of the inductor wafer 200 which form one or more coils of an integrated inductor are not shown in the perspective view of FIG. 2.
• Embodiments of the integrated inductor formed on the inductor wafer 200 will be described in further detail below with respect to FIGs. 4-7 and the top plan view of FIG. 8.
• FIG. 3 is a perspective view illustrating an embodiment of face-to-face wafer-to- wafer bonding of the SOC wafer 100 and the inductor wafer 200.
• the second surface 104 of the SOC wafer 100 is joined with the first surface 204 of the inductor wafer 200.
• detailed structure of the integrated inductor formed on the inductor wafer 200 is omitted in FIG. 3 for simplicity of illustration. Embodiments of the integrated inductor formed on the inductor wafer 200 will be described with respect to FIGs. 4-8.
• FIG. 4 is a sectional view illustrating an embodiment of a first process step in the manufacturing of an inductor on an inductor wafer with through vias.
• an inductor wafer 400 having a first surface 402 and a second surface 404 is provided.
• the inductor wafer 400 may be a glass wafer, a quartz wafer, or another type of wafer made of a low-loss dielectric material, for example.
• first and second vias 406 and 408 are formed within the inductor wafer 400 through the first and second surfaces 402 and 404.
• FIG. 5 is a sectional view illustrating an embodiment of a second process step in the manufacturing of the inductor with a magnetic layer.
• a magnetic layer such as a patterned thin-film magnetic layer 410, is formed on the first surface 402 of the inductor wafer 400.
• the patterned thin-film magnetic layer 410 is formed on the first surface 402 of the portion of the inductor wafer 400 between the first and second vias 406 and 408.
• the patterned thin-film magnetic layer 410 may be fabricated in various manners.
• a magnetic material such as cobalt-tantalum-zirconium (CoTaZr) may be deposited by vacuum processes, plated, screen-printed, or laminated onto the first surface 402 of the inductor wafer 400 to form the thin-film magnetic layer 410.
• CoTaZr cobalt-tantalum-zirconium
• Other magnetic materials such as alloys of nickel-iron (NiFe), cobalt-iron (CoFe), or cobalt-nickel-iron (CoNiFe), with added materials such as phosphorus (P), boron (B) or carbon (C), may be used for the patterned thin-film magnetic layer 410 to tailor the magnetic and electrical properties of the patterned thin-film magnetic layer 410.
• the magnetic material for the patterned thin-film magnetic layer 410 is chosen so as to enable a boost in the inductance value of the inductor at the appropriate operating frequencies.
• Other types of magnetic materials may also be implemented as the patterned thin-film magnetic layer 410.
• FIG. 6 is a sectional view of an embodiment of a third process step in the manufacturing of the inductor with a dielectric on the patterned thin-film magnetic layer.
• a dielectric layer 412 is formed on top of the patterned thin-film magnetic layer 410.
• the dielectric layer 412 covers the entire top and side surfaces of the thin-film magnetic layer 410, as well as portions of the first surface 402 of the inductor wafer 400 surrounding the patterned thin-film magnetic layer 410.
• the dielectric layer 412 comprises a polymer dielectric material.
• the dielectric layer 412 comprises an inorganic dielectric material, for example, silicon dioxide (S1O 2 ).
• S1O 2 silicon dioxide
• Other types of dielectric materials may also be used for the dielectric layer 412 within the scope of the disclosure.
• FIG. 7 is a sectional view of an embodiment of a fourth process step in the manufacturing of the inductor with metal plating.
• the first via 406 has sidewalls 414 and 416
• the second via 408 has sidewalls 418 and 420 between the first and second surfaces 402 and 404 of the inductor wafer 400.
• a conductive layer 422 is formed on the dielectric layer 412, on the sidewall 416 of the first via 406, on the sidewall 418 of the second via 408, and on the second surface 404 of the inductor wafer 400 between the first and second vias 406 and 408.
• the conductive layer 422 is formed by metal plating.
• the conductive layer is formed by semi-additive plating of a metal such as copper (Cu).
• a metal such as copper (Cu).
• the sidewall 414 opposite the sidewall 416 the first via 406 and at least portions of the first and second surfaces 402 and 404 of the inductor wafer 400 adjacent to the sidewall 414 are also covered by a conductive layer 424.
• the sidewall 420 opposite the sidewall 418 the second via 408 and at least portions of the first and second surfaces 402 and 404 of the inductor wafer 400 adjacent to the sidewall 420 are also covered by a conductive layer 426.
• the conductive layers 424 and 426 may also be formed by metal plating, such as semi-additive copper plating.
• the conductive layer 422 is shown as a section of one loop of an inductor coil which comprises a plurality of loops.
• a top plan view of an embodiment of a solenoid inductor which comprises an inductor coil with multiple loops is shown in FIG. 8, which will be described in further detail below.
• Other inductor topologies for example, spiral inductors, toroid inductors, or racetrack inductors, may also be implemented instead of the solenoid inductor in the embodiments described and illustrated herein.
• a solenoid inductor may be chosen for its small footprint and easy, efficient integration closest to the circuitry on the SOC die.
• the conductive layer 422 which is illustrated as the sectional view of one loop of coil of an inductor, surrounds the thin- film magnetic layer 410, which is implemented as a magnetic core of the inductor.
• another magnetic layer may be provided within the inductor coil, for example, a magnetic layer formed on the second surface 404 of the inductor wafer 400 opposite the magnetic layer 410 as shown in FIG. 7, to increase the overall magnetic flux and thus the overall inductance of the inductor.
• an inductor with multiple loops of coil, with each loop having a sectional view similar to the sectional view of the conductive layer 422 as shown in FIG. 7, may be provided without any magnetic layer inside the coil, although such an inductor with no magnetic core would have a lower inductance compared to an inductor of the same size and the same number of loops having one or more magnetic cores.
• FIG. 8 is a top plan view of an inductor 800 having a coil 802 with multiple loops before the SOC wafer is joined with the inductor wafer.
• a sectional view of one of the loops 804 taken along sectional line 806a-806b is illustrated in FIG. 7.
• the inductor 800 has two terminals 808 and 810 at two opposite ends of the coil 802 for electrical connections with other circuit components in a voltage regulator, for example.
• some of the pass-through vias in the inductor wafer 400 like the first via 406 and the second via 408 as illustrated in FIGs. 4-7, may be used to form electrical connections between die pads on the SOC die and pads on the substrate.
• the conductive layer 422 which may comprise a thick Cu plating on the inductor wafer 200, can be used as an additional routing layer to improve the performance of an advanced node SOC device with an advanced node SOC wafer 100.
• the thick Cu plating of the conductive layer 422 can be used to reduce the number of Cu layers in the advanced node SOC wafer 100, or in the package substrate 1212, or both.
• FIG. 9 is a sectional view illustrating an embodiment of a fifth process step in the manufacturing of a system-on-chip (SOC) device by joining an SOC wafer with an inductor wafer.
• the SOC wafer 100 is provided with a plurality of metal columns, such as metal column 902 on the second surface 104 of the SOC wafer.
• a solder 904 is provided on the metal column 902 for joining with a respective metal-plated via of the inductor wafer.
• the metal column 902 on the second surface 104 of the SOC wafer 100 is aligned with the via 408 in the inductor wafer 400, which is described above with respect to FIG. 7.
• the thin-film magnetic layer 410 and the dielectric layer 412 are omitted in the sectional view of FIG. 9.
• FIG. 10 is a sectional view illustrating an embodiment of the SOC device of
• solder 904 connects the top portions of conductors 422 and 426 over the sidewalls 418 and 420 of the via 408, respectively, and is positioned directly over the via 408 in the inductor wafer 400.
• the solder 904 may comprise a conventional solder material that melts under heat and solidifies when the temperature cools down.
• FIG. 11 is a perspective view illustrating an embodiment of an inductor die after dicing of the joined SOC wafer and inductor wafer.
• multiple identical chips may be fabricated on a single wafer with a large surface area.
• a chip may be separated from a wafer by one of many dicing techniques known to persons skilled in the art.
• the joined SOC wafer 100 and the inductor wafer 200 may be diced into a plurality of dies 1102a, 1102b, 1102c, ... . Any one of the dies 1102a, 1102b, 1102c, ... may include one or more inductors and one or more other components, such as one or more capacitors, as part of an integrated or embedded voltage regulator.
• FIG. 12 is a sectional view illustrating an embodiment of a system including a printed circuit board (PCB), an SOC package, and a voltage regulator which includes an inductor die.
• a printed circuit board (PCB) 1202 is provided, and an IC package 1204 is provided on the PCB 1202.
• the IC package may include one or more analog integrated circuits, one or more digital integrated circuits, or a combination thereof.
• the IC package 1204 may have one of various configurations known to persons skilled in the art, including but not limited to wirebond, flip-chip, or ball grid array (BGA), for example.
• BGA ball grid array
• a die 1206 that includes an inductor fabricated on an inductor wafer with through vias and joined with an SOC wafer in embodiments described above with respect to FIGs. 1-11 is integrated with the IC package 1204.
• the IC package 1204 includes a package substrate 1212.
• the die 1206 may be provided as a part of the circuitry for an integrated or embedded voltage regulator 1208, which may also include other components.
• the voltage regulator 1208 may include one or more additional passive components such as one or more capacitors.
• the rest of the circuitry for the voltage regulator 1208 are generically indicated by block 1210.
• FIG. 13 is a simplified block diagram illustrating am embodiment of a system including a power management integrated circuit (PMIC) and an SOC device which includes an integrated or embedded voltage regulator and circuit using the voltage regulator.
• the PMIC 1302 is shown as a chip separate from the SOC device 1304. In an alternate embodiment, the PMIC 1302 may be integrated as part of the SOC device 1304.
• the SOC device includes an inductor and capacitor (L & C) block 1306, a voltage regulator (VR) 1308, and one or more circuits 1310 using the output voltage from the VR 1308.
• the inductor and capacitor in the L & C block 1306 may be integrated or embedded with the VR 1308 on the same chip as the circuits 1310 using the output voltage from the VR 1308 in an SOC device.

Landscapes

• Engineering & Computer Science (AREA)
• Power Engineering (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Physics & Mathematics (AREA)
• Condensed Matter Physics & Semiconductors (AREA)
• General Physics & Mathematics (AREA)
• Computer Hardware Design (AREA)
• Semiconductor Integrated Circuits (AREA)
• Manufacturing & Machinery (AREA)
• Ceramic Engineering (AREA)
• Geometry (AREA)

Priority Applications (6)

Applications Claiming Priority (2)

Publications (1)

Family

ID=56684312

Family Applications (1)

Country Status (8)

Families Citing this family (7)

Citations (2)

Family Cites Families (11)

• 2015
  • 2015-09-02 US US14/843,964 patent/US20170062398A1/en not_active Abandoned
• 2016
  • 2016-08-08 KR KR1020187009210A patent/KR102541387B1/ko active Active
  • 2016-08-08 JP JP2018509890A patent/JP2018532260A/ja active Pending
  • 2016-08-08 EP EP16751137.7A patent/EP3345218B1/en active Active
  • 2016-08-08 BR BR112018004288-9A patent/BR112018004288A2/en not_active Application Discontinuation
  • 2016-08-08 CA CA2992855A patent/CA2992855A1/en not_active Abandoned
  • 2016-08-08 CN CN201680048793.1A patent/CN108012565A/zh active Pending
  • 2016-08-08 WO PCT/US2016/045998 patent/WO2017039962A1/en not_active Ceased
• 2021
  • 2021-08-20 US US17/408,273 patent/US20210384292A1/en active Pending

Patent Citations (2)

Also Published As

Similar Documents

Legal Events