WO2016106821A1 - 栅极驱动电路以及移位寄存器 - Google Patents

栅极驱动电路以及移位寄存器 Download PDF

Info

Publication number
WO2016106821A1
WO2016106821A1 PCT/CN2015/070515 CN2015070515W WO2016106821A1 WO 2016106821 A1 WO2016106821 A1 WO 2016106821A1 CN 2015070515 W CN2015070515 W CN 2015070515W WO 2016106821 A1 WO2016106821 A1 WO 2016106821A1
Authority
WO
WIPO (PCT)
Prior art keywords
gate
circuit
inverter
input end
shift register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2015/070515
Other languages
English (en)
French (fr)
Inventor
郝思坤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to JP2017534659A priority Critical patent/JP6488388B2/ja
Priority to US14/437,492 priority patent/US9536623B2/en
Priority to DE112015005389.1T priority patent/DE112015005389B4/de
Priority to GB1706905.5A priority patent/GB2546685B/en
Priority to RU2017125764A priority patent/RU2675218C1/ru
Priority to KR1020177021415A priority patent/KR102043533B1/ko
Publication of WO2016106821A1 publication Critical patent/WO2016106821A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G11C19/287—Organisation of a multiplicity of shift registers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/26—Accessing multiple arrays
    • G11C29/28—Dependent multiple arrays, e.g. multi-bit arrays
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0286—Details of a shift registers arranged for use in a driving circuit

Definitions

  • the GOA (Gate Driver On Array) circuit is a driving method in which a gate scanning driving circuit is fabricated on an Array substrate by using an Array process of a conventional liquid crystal display to realize progressive scanning. It has the advantages of reduced production costs and a narrow bezel design for use with a variety of displays.
  • the GOA circuit has two basic functions: the first is to input the gate drive pulse, drive the gate line in the panel, open the TFT (Thin Film Transistor) in the display area, and perform the pixel on the gate line. Charging; the second is shift register, after the output of the nth gate drive pulse is completed, the output of n+1 gate drive pulses can be performed by clock control, and then transmitted.
  • the GOA circuit includes a pull-up circuit, a pull-up control circuit, a pull-down circuit, a pull-down control circuit, and an increase in potential rise.
  • Boost circuit Specifically, the pull-up circuit is mainly responsible for outputting an input clock signal (Clock) to the gate of the thin film transistor as a driving signal of the liquid crystal display.
  • the pull-up control circuit is responsible for controlling the opening of the pull-up circuit, which is generally a signal transmitted by the upper-level GOA circuit.
  • the pull-down circuit is responsible for quickly pulling the scan signal low to low after the output of the scan signal, that is, the potential of the gate of the thin film transistor is pulled low to a low potential;
  • the pull-down hold circuit is responsible for the signal of the scan signal and the pull-up circuit (commonly called For Q point) to remain in the off state (ie set negative potential), there are usually two pull-down holding circuits alternated.
  • the rising circuit is responsible for the secondary rise of the Q point potential, thus ensuring the normal output of the G(N) of the pull-up circuit.
  • LTPS Low Temperature Poly-silicon
  • CMOS Complementary Metal Oxide Semiconductor
  • the embodiment of the invention provides a gate driving circuit and a shift register, which are suitable for a CMOS process, and have low power consumption and wide noise tolerance.
  • the present invention provides a gate driving circuit including a plurality of cascaded shift register circuits, each shift register circuit including a clock control transfer circuit and a NOR gate latch circuit, wherein the clock control transfer circuit is composed of a clock signal
  • the first clock pulse is triggered to transmit the gate driving pulse of the previous stage to the NOR gate latch circuit, and is latched by the NOR gate latch circuit, or the non-gate latch circuit is further followed by the first clock signal
  • the second clock pulse is triggered to output a gate driving pulse; wherein the clock control transmission circuit and the NAND gate latch circuit are respectively triggered by a rising edge; or the non-gate latch circuit includes at least a first inverter, the first or a non-gate, a second NOR gate, and a NAND gate, wherein an input end of the first inverter is connected to an output end of the clock control transmission circuit, and a first input end of the first NOR gate is connected to an output end of the first inverter a second input of the first NOR gate is coupled to
  • the clock control transmission circuit inverts the gate drive pulse during the process of transmitting the gate drive pulse.
  • the NOR gate latch circuit further includes a multi-stage inverter circuit connected to the output terminal of the NAND gate.
  • the multi-stage inverter circuit includes a plurality of second inverters arranged in series.
  • the present invention provides a gate driving circuit including a plurality of cascaded shift register circuits, each shift register circuit including a clock control transfer circuit and a NOR gate latch circuit, wherein the clock control transfer circuit is composed of a clock signal
  • the first clock pulse is triggered to transmit the gate driving pulse of the previous stage to the NOR gate latch circuit, and is latched by the NOR gate latch circuit, or the non-gate latch circuit is further followed by the first clock signal
  • the second clock pulse is triggered to output a gate drive pulse.
  • the clock control transmission circuit and the NAND gate latch circuit are respectively triggered by rising edges.
  • the NOR gate latch circuit includes at least a first inverter, a first NOR gate, a second NOR gate, and a NAND gate, wherein an input end of the first inverter is connected to an output end of the clock control transmission circuit, a first input end of the first NOR gate is connected to the output end of the first inverter, a second input end of the first NOR gate is connected to the output end of the second NOR gate, and the first input end of the second NOR gate Connecting the input end of the first inverter, the second input end of the second NOR gate is connected to the output end of the first NOR gate, and the output end of the second NOR gate is further connected to the first input end of the NAND gate, The second input of the NOT gate receives the clock signal.
  • the clock control transmission circuit inverts the gate drive pulse during the process of transmitting the gate drive pulse.
  • the NOR gate latch circuit further includes a multi-stage inverter circuit connected to the output terminal of the NAND gate.
  • the multi-stage inverter circuit includes a plurality of second inverters arranged in series.
  • the number of second inverters is three.
  • the clock signals of the adjacent shift register circuits are mutually inverted.
  • the present invention also provides a shift register including a clock control transmission circuit and a NOR gate latch circuit
  • the NOT gate latch circuit includes at least a first inverter, a first NOR gate, a second NOR gate, and a NAND gate, wherein an input end of the first inverter is connected to an output end of the clock control transmission circuit, a first input end of the first NOR gate is connected to an output end of the first inverter, and a second end of the first NOR gate
  • the input is connected to the output of the second NOR gate, the first input of the second NOR gate is connected to the input of the first inverter, and the second input of the second NOR gate is connected to the output of the first NOR gate
  • the output of the second NOR gate is further connected to the first input of the NAND gate.
  • the multi-stage inverter circuit includes a plurality of second inverters arranged in series.
  • the number of second inverters is three.
  • the beneficial effect of the present invention is that the gate driving circuit of the present invention is triggered by the first clock pulse of the clock signal through the clock control transmission circuit to transmit the gate driving pulse of the previous stage to the NOR gate latch circuit. And latched by the NOR gate latch circuit, or the non-gate latch circuit is further triggered by the second clock pulse subsequent to the first clock signal to output a gate drive pulse, which can be applied to a CMOS process, and has low power consumption.
  • the noise margin is wide.
  • FIG. 1 is a schematic structural view of a gate driving circuit according to an embodiment of the present invention.
  • Figure 3 is a circuit diagram of a shift register of a second embodiment of the present invention.
  • FIG. 1 is a schematic structural diagram of a gate driving circuit according to an embodiment of the present invention.
  • the gate driving circuit 1 disclosed in this embodiment includes a plurality of cascaded shift register circuits 10, and each shift register circuit 10 includes a clock control transmission circuit 11 and a NOR gate latch circuit. 12, wherein the clock control transmission circuit 11 is triggered by the first clock pulse of the clock signal to transmit the gate drive pulse of the previous stage to the NOR gate latch circuit 12, and is latched by the NOR gate latch circuit 12, The NOR gate latch circuit 12 is further triggered by a second clock pulse subsequent to the first clock signal to output a gate drive pulse.
  • the clock control transmission circuit 11 inverts the gate drive pulse during the transmission of the gate drive pulse.
  • the clock control transmission circuit 11 and the NOR gate latch circuit 12 are respectively triggered by rising edges.
  • the embodiment of the present invention controls the signal transmission of the upper and lower stages through the clock control transmission circuit 11, and the signal is latched by the NOR gate latch circuit 12, which can be applied to the CMOS process, and has low power consumption and wide noise tolerance.
  • the NOR gate latch circuit 12 includes at least a first inverter 121, a first NOR gate 122, a second NOR gate 123, and a NAND gate 124, wherein The input end of the first inverter 121 is connected to the output end of the clock control transmission circuit 11, the first input end of the first NOR gate 122 is connected to the output end of the first inverter 123, and the second end of the first NOR gate 122 The input is connected to the output of the second NOR gate 123, The first input end of the second NOR gate 123 is connected to the input end of the first inverter 122, the second input end of the second NOR gate 123 is connected to the output end of the first NOR gate 122, and the second NOR gate 123 The output terminal is further connected to the first input terminal of the NAND gate 124, and the second input terminal of the NAND gate 124 receives the clock signal CK.
  • the NOR gate latch circuit 12 further includes a multi-stage inverter circuit connected to the output terminal of the NAND gate to boost the driving capability of the gate driving circuit 1.
  • the multi-stage inverter circuit includes a plurality of second inverters 124 arranged in series. Preferably, the number of second inverters 124 is three.
  • the specific operation principle of the shift register circuit 10 is as follows: when the first clock pulse of the clock signal CK is a rising edge, the clock control transmission circuit 11 triggers the transmission of the gate drive pulse Gn-1 of the previous stage to the first inverter 121. . In the transmission process, the gate driving pulse Gn-1 is inverted. Then, the first NOR gate 122 and the second NOR gate 123 are transmitted through the first inverter 121, and the gate drive pulse of the previous stage is passed to the first NOR gate 122 and the second NOR gate 123 connected to the cross connection. Gn-1 is latched.
  • the clock control transmission circuit 11 further includes a clock signal XCK, and the clock signal XCK is opposite in phase to the clock signal CK.
  • the shift register circuit 20 includes a clock control transfer circuit 21 and a NOR gate latch circuit 22.
  • the NOR gate latch circuit 22 includes at least a first inverter 221, a first NOR gate 222, a second NOR gate 223, and a NAND gate 224, wherein the input terminal of the first inverter 221 is connected to the clock control transmission circuit.
  • the output end of the first NOR gate 222 is connected to the output end of the first inverter 223, and the second input end of the first NOR gate 222 is connected to the output end of the second NOR gate 223,
  • the first input end of the second NOR gate 223 is connected to the input end of the first inverter 222, the second input end of the second NOR gate 223 is connected to the output end of the first NOR gate 222, and the second NOR gate 223 is The output terminal is further connected to the first input terminal of the NAND gate 224, and the second input terminal of the NAND gate 224 receives the clock signal XCK.
  • the specific working principle of the shift register circuit 20 is as follows: the first clock pulse of the clock signal XCK is a rising edge At this time, the clock control transmission circuit 21 triggers the transmission of the gate drive pulse Gn of the subsequent stage to the first inverter 221. In the transmission process, the gate driving pulse Gn of the subsequent stage is inverted. The first NOR gate 222 and the second NOR gate 223 are transmitted through the first inverter 221, and the gate drive pulse of the subsequent stage is passed to the first NOR gate 222 and the second NOR gate 223 which are cross-connected. Gn is latched.
  • the clock control transmission circuit 21 further includes a clock signal CK, and the clock signal CK is opposite in phase to the clock signal XCK.
  • Fig. 5 is a timing chart showing the simulation of the gate driving circuit of the embodiment of the present invention. Referring to Figure 5, the ordinate is voltage and the abscissa is time. As can be seen from the figure, the analog timing of the gate drive circuit is the same as the theoretical timing in FIG.
  • the gate driving circuit of the present invention is triggered by the first clock pulse of the clock signal through the clock control transmission circuit to transmit the gate driving pulse of the previous stage to the NOR gate latch circuit, and the NOR gate is used.
  • the latch circuit is latched, and the non-gate latch circuit is further triggered by the second clock pulse subsequent to the first clock signal to output the gate drive pulse, which can be applied to the CMOS process, and has low power consumption and wide noise tolerance.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Shift Register Type Memory (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

一种栅极驱动电路（1）以及移位寄存器（10），该栅极驱动电路（1）包括多个级联设置的移位寄存电路（10），每一所述移位寄存电路（10）包括时钟控制传输电路（11）以及或非门锁存电路（12），其中所述时钟控制传输电路（11）由所述时钟信号的第一时钟脉冲进行触发将前一级的栅极驱动脉冲传输至所述或非门锁存电路（12），并由所述或非门锁存电路（12）进行锁存，所述或非门锁存电路（12）进一步由所述第一时钟信号后续的第二时钟脉冲进行触发进而输出所述栅极驱动脉冲。通过以上方式，所述的栅极驱动电路（1）能够适用于CMOS制程，功耗低、噪声容限宽。

Description

栅极驱动电路以及移位寄存器 【技术领域】
本发明涉及液晶显示技术领域，特别是涉及一种栅极驱动电路以及移位寄存器。
【背景技术】
GOA(Gate Driver On Array)电路是利用现有的液晶显示器的Array制程将栅极扫描驱动电路制作在Array基板上，以实现逐行扫描的驱动方式。其具有降低生产成本和窄边框设计的优点，为多种显示器所使用。GOA电路要具有两项基本功能：第一是输入栅极驱动脉冲，驱动面板内的栅极线，打开显示区内的TFT(Thin Film Transistor，薄膜场效应晶体管)，由栅极线对像素进行充电；第二是移位寄存，当第n个栅极驱动脉冲输出完成后，可以通过时钟控制进行n+1个栅极驱动脉冲的输出，并依此传递下去。
GOA电路包括上拉电路(Pull-up circuit)、上拉控制电路(Pull-up control circuit)、下传电路(Pull-down circuit)、下拉电路(Pull-down control circuit)以及负责电位抬升的上升电路(Boost circuit)。具体地，上拉电路主要负责将输入的时钟讯号(Clock)输出至薄膜晶体管的栅极，作为液晶显示器的驱动信号。上拉控制电路负责控制上拉电路的打开，一般是由上级GOA电路传递来的信号作用。下拉电路负责在输出扫描信号后，快速将扫描信号拉低为低电位，即薄膜晶体管的栅极的电位拉低为低电位；下拉保持电路则负责将扫描信号和上拉电路的信号(通常称为Q点)保持在关闭状态(即设定的负电位)，通常有两个下拉保持电路交替作用。上升电路则负责Q点电位的二次抬升，这样确保上拉电路的G(N)正常输出。
不同的GOA电路可以使用不同的制程。LTPS(Low Temperature Poly-silicon，低温多晶硅)制程具有高电子迁移率和技术成熟的优点，目前被中小尺寸显示器广泛使用。CMOS(Complementary Metal Oxide Semiconductor，互补金属氧化物半导体)LTPS制程具有低功耗、电子迁移率高、噪声容限宽等优点，因此逐 渐为面板厂商使用，如此需要开发与CMOS LTPS制程对应的GOA电路。
【发明内容】
本发明实施例提供了一种栅极驱动电路以及移位寄存器，以适用于CMOS制程，功耗低、噪声容限宽。
本发明提供一种栅极驱动电路，其包括多个级联设置的移位寄存电路，每一移位寄存电路包括时钟控制传输电路以及或非门锁存电路，其中时钟控制传输电路由时钟信号的第一时钟脉冲进行触发将前一级的栅极驱动脉冲传输至或非门锁存电路，并由或非门锁存电路进行锁存，或非门锁存电路进一步由第一时钟信号后续的第二时钟脉冲进行触发进而输出栅极驱动脉冲；其中，时钟控制传输电路和或非门锁存电路分别为上升沿触发；或非门锁存电路至少包括第一反相器、第一或非门、第二或非门以及与非门，其中第一反相器的输入端连接时钟控制传输电路的输出端，第一或非门的第一输入端连接第一反相器的输出端，第一或非门的第二输入端连接第二或非门的输出端，第二或非门的第一输入端连接第一反相器的输入端，第二或非门的第二输入端连接第一或非门的输出端，第二或非门的输出端进一步连接与非门的第一输入端，与非门的第二输入端接收时钟信号。
其中，时钟控制传输电路在传输栅极驱动脉冲的过程中对栅极驱动脉冲进行反相。
其中，或非门锁存电路进一步包括与与非门的输出端连接的多级反相电路。
其中，多级反相电路包括串联设置的多个第二反相器。
其中，第二反相器的数量为三个。
其中，相邻的移位寄存电路的时钟信号互为反相。
本发明提供一种栅极驱动电路，其包括多个级联设置的移位寄存电路，每一移位寄存电路包括时钟控制传输电路以及或非门锁存电路，其中时钟控制传输电路由时钟信号的第一时钟脉冲进行触发将前一级的栅极驱动脉冲传输至或非门锁存电路，并由或非门锁存电路进行锁存，或非门锁存电路进一步由第一时钟信号后续的第二时钟脉冲进行触发进而输出栅极驱动脉冲。
其中，时钟控制传输电路和或非门锁存电路分别为上升沿触发。
其中，或非门锁存电路至少包括第一反相器、第一或非门、第二或非门以及与非门，其中第一反相器的输入端连接时钟控制传输电路的输出端，第一或非门的第一输入端连接第一反相器的输出端，第一或非门的第二输入端连接第二或非门的输出端，第二或非门的第一输入端连接第一反相器的输入端，第二或非门的第二输入端连接第一或非门的输出端，第二或非门的输出端进一步连接与非门的第一输入端，与非门的第二输入端接收时钟信号。
其中，时钟控制传输电路在传输栅极驱动脉冲的过程中对栅极驱动脉冲进行反相。
其中，或非门锁存电路进一步包括与与非门的输出端连接的多级反相电路。
其中，多级反相电路包括串联设置的多个第二反相器。
其中，第二反相器的数量为三个。
其中，相邻的移位寄存电路的时钟信号互为反相。
本发明还提供一种移位寄存器，其包括时钟控制传输电路以及或非门锁存电路，或非门锁存电路至少包括第一反相器、第一或非门、第二或非门以及与非门，其中第一反相器的输入端连接时钟控制传输电路的输出端，第一或非门的第一输入端连接第一反相器的输出端，第一或非门的第二输入端连接第二或非门的输出端，第二或非门的第一输入端连接第一反相器的输入端，第二或非门的第二输入端连接第一或非门的输出端，第二或非门的输出端进一步连接与非门的第一输入端。
其中，或非门锁存电路进一步包括与与非门的输出端连接的多级反相电路。
其中，多级反相电路包括串联设置的多个第二反相器。
其中，第二反相器的数量为三个。
通过上述方案，本发明的有益效果是：本发明的栅极驱动电路通过时钟控制传输电路由时钟信号的第一时钟脉冲进行触发将前一级的栅极驱动脉冲传输至或非门锁存电路，并由或非门锁存电路进行锁存，或非门锁存电路进一步由第一时钟信号后续的第二时钟脉冲进行触发进而输出栅极驱动脉冲，能够适用于CMOS制程，功耗低、噪声容限宽。
【附图说明】
为了更清楚地说明本发明实施例中的技术方案，下面将对实施例描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。其中：
图1是本发明实施例的栅极驱动电路的结构示意图；
图2是图1中的移位寄存器的电路图；
图3是本发明第二实施例的移位寄存器的电路图；
图4是本发明实施例的栅极驱动电路的理论时序图；
图5是本发明实施例的栅极驱动电路的模拟时序图。
【具体实施方式】
下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本发明一部分实施例，而不是全部实施例。基于本发明中的实施例，本领域普通技术人员在没有做出创造性的劳动前提下所获得的所有其他实施例，都属于本发明保护的范围。
请参见图1所示，图1是本发明实施例的栅极驱动电路的结构示意图。如图1所示，本实施例所揭示的栅极驱动电路1包括多个级联设置的移位寄存电路10，每一移位寄存电路10包括时钟控制传输电路11以及或非门锁存电路12，其中时钟控制传输电路11由时钟信号的第一时钟脉冲进行触发将前一级的栅极驱动脉冲传输至或非门锁存电路12，并由或非门锁存电路12进行锁存，或非门锁存电路12进一步由第一时钟信号后续的第二时钟脉冲进行触发进而输出栅极驱动脉冲。其中时钟控制传输电路11在传输栅极驱动脉冲的过程中对栅极驱动脉冲进行反相。并且时钟控制传输电路11和或非门锁存电路12分别为上升沿触发。本发明实施例通过时钟控制传输电路11控制上下级信号传递，通过或非门锁存电路12锁存信号，能够适用于CMOS制程，功耗低、噪声容限宽。
在更具体的实施例中，如图2所示，或非门锁存电路12至少包括第一反相器121、第一或非门122、第二或非门123以及与非门124，其中第一反相器121的输入端连接时钟控制传输电路11的输出端，第一或非门122的第一输入端连接第一反相器123的输出端，第一或非门122的第二输入端连接第二或非门123的输出端， 第二或非门123的第一输入端连接第一反相器122的输入端，第二或非门123的第二输入端连接第一或非门122的输出端，第二或非门123的输出端进一步连接与非门124的第一输入端，与非门124的第二输入端接收时钟信号CK。或非门锁存电路12进一步包括与与非门的输出端连接的多级反相电路以提升栅极驱动电路1的驱动能力。其中，多级反相电路包括串联设置的多个第二反相器124。优选地，第二反相器124的数量为三个。
移位寄存电路10具体的工作原理如下：时钟信号CK的第一时钟脉冲为上升沿时，时钟控制传输电路11触发将前一级的栅极驱动脉冲Gn-1传输至第一反相器121。其中在传输过程中，对栅极驱动脉冲Gn-1进行反相。再经过第一反相器121传输第一或非门122以及第二或非门123，通过至交叉连接的第一或非门122以及第二或非门123对前一级的栅极驱动脉冲Gn-1进行锁存。时钟信号CK的第二时钟脉冲为上升沿，即时钟信号CK的下一个时钟脉冲为上升沿时，对或非门锁存电路12进行触发，使锁存在交叉连接的第一或非门122以及第二或非门123的前一级的栅极驱动脉冲Gn-1传输至第二反相器124，通过第二反相器124传输至后一级的栅极Gn。其中，时钟控制传输电路11还包括时钟信号XCK，时钟信号XCK与时钟信号CK相位相反。
在本发明实施例中，相邻的移位寄存电路的时钟信号互为反相。参见图3，移位寄存电路20包括时钟控制传输电路21以及或非门锁存电路22。或非门锁存电路22至少包括第一反相器221、第一或非门222、第二或非门223以及与非门224，其中第一反相器221的输入端连接时钟控制传输电路21的输出端，第一或非门222的第一输入端连接第一反相器223的输出端，第一或非门222的第二输入端连接第二或非门223的输出端，第二或非门223的第一输入端连接第一反相器222的输入端，第二或非门223的第二输入端连接第一或非门222的输出端，第二或非门223的输出端进一步连接与非门224的第一输入端，与非门224的第二输入端接收时钟信号XCK。或非门锁存电路22进一步包括与与非门的输出端连接的多级反相电路以提升栅极驱动电路1的驱动能力。其中，多级反相电路包括串联设置的多个第二反相器224。优选地，第二反相器224的数量为三个。
移位寄存电路20具体的工作原理如下：时钟信号XCK的第一时钟脉冲为上升沿 时，时钟控制传输电路21触发将后一级的栅极驱动脉冲Gn传输至第一反相器221。其中在传输过程中，对后一级的栅极驱动脉冲Gn进行反相。再经过第一反相器221传输第一或非门222以及第二或非门223，通过至交叉连接的第一或非门222以及第二或非门223对后一级的栅极驱动脉冲Gn进行锁存。时钟信号XCK的第二时钟脉冲为上升沿，即时钟信号XCK的下一个时钟脉冲为上升沿时，对或非门锁存电路22进行触发，使锁存在交叉连接的第一或非门222以及第二或非门223的后一级的栅极驱动脉冲Gn传输至第二反相器224，通过反相器224传输至第三级的栅极驱动脉冲Gn+1。其中，时钟控制传输电路21还包括时钟信号CK，时钟信号CK与时钟信号XCK相位相反。
在本发明实施例中，移位寄存电路10与移位寄存电路20是相邻的。在实际应用中，可以将栅极驱动电路1中的多个级联设置的移位寄存电路分成奇数级和偶数级，可以将移位寄存电路10作为奇数级移位寄存器，将移位寄存电路20作为偶数级移位寄存器。也可以将移位寄存电路20作为奇数级移位寄存器，将移位寄存电路10作为偶数级移位寄存器。参见图4，图4是本发明实施例的栅极驱动电路的理论时序图。其中移位寄存电路10作为奇数级移位寄存器，移位寄存电路20作为偶数级移位寄存器。从图中可以看出，时钟信号CK和时钟信号XCK相位相反。时钟信号CK为上升沿时，前一级的栅极驱动脉冲Gn-1传输至后一级的栅极，即前一级的栅极驱动脉冲Gn-1由高电平转为低电平，后一级的栅极驱动脉冲Gn由低电平转为高电平，驱动对应的栅极。时钟信号XCK为上升沿时，而后一级的栅极驱动脉冲Gn传输至第三级的栅极，即后一级的栅极驱动脉冲Gn由高电平转为低电平，而第三级的栅极驱动脉冲Gn+1则低电平转为高电平，驱动对应的栅极。图5是本发明实施例的栅极驱动电路的模拟时序图。参见图5，其中纵坐标为电压，横坐标为时间。从图中可以看出，栅极驱动电路的模拟时序与图4中的理论时序相同。
本发明还提供一种移位寄存器，参见图2，移位寄存电路10包括时钟控制传输电路11以及或非门锁存电路12，或非门锁存电路12至少包括第一反相器121、第一或非门122、第二或非门123以及与非门124，其中第一反相器121的输入端连接时钟控制传输电路11的输出端，第一或非门122的第一输入端连接第一反相器 123的输出端，第一或非门122的第二输入端连接第二或非门123的输出端，第二或非门123的第一输入端连接第一反相器122的输入端，第二或非门123的第二输入端连接第一或非门122的输出端，第二或非门123的输出端进一步连接与非门124的第一输入端，与非门124的第二输入端接收时钟信号CK。或非门锁存电路12进一步包括与与非门的输出端连接的多级反相电路以提升驱动能力。其中，多级反相电路包括串联设置的多个第二反相器124。优选地，第二反相器124的数量为三个。
移位寄存电路10具体的工作原理如下：时钟信号CK的第一时钟脉冲为上升沿时，时钟控制传输电路11触发将前一级的栅极驱动脉冲Gn-1传输至第一反相器121。其中在传输过程中，对栅极驱动脉冲Gn-1进行反相。再经过第一反相器121传输第一或非门122以及第二或非门123，通过至交叉连接的第一或非门122以及第二或非门123对前一级的栅极驱动脉冲Gn-1进行锁存。时钟信号CK的第二时钟脉冲为上升沿，即时钟信号CK的下一个时钟脉冲为上升沿时，对或非门锁存电路12进行触发，使锁存在交叉连接的第一或非门122以及第二或非门123的前一级的栅极驱动脉冲Gn-1传输至第二反相器124，通过第二反相器124传输至后一级的栅极Gn。其中，时钟控制传输电路11还包括时钟信号XCK，时钟信号XCK与时钟信号CK相位相反。在本发明实施例中，可以通过多个移位寄存器10级联组成栅极驱动电路，相邻的移位寄存电路的采用相位相反的时钟信号进行控制。通过时钟控制传输电路11控制上下级信号传递，通过或非门锁存电路12锁存信号，能够适用于CMOS制程，功耗低、噪声容限宽。
综上所述，本发明的栅极驱动电路通过时钟控制传输电路由时钟信号的第一时钟脉冲进行触发将前一级的栅极驱动脉冲传输至或非门锁存电路，并由或非门锁存电路进行锁存，或非门锁存电路进一步由第一时钟信号后续的第二时钟脉冲进行触发进而输出栅极驱动脉冲，能够适用于CMOS制程，功耗低、噪声容限宽。
以上所述仅为本发明的实施例，并非因此限制本发明的专利范围，凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换，或直接或间接运用在其他相关的技术领域，均同理包括在本发明的专利保护范围内。

Claims (18)

  1. 一种栅极驱动电路，其中所述栅极驱动电路包括多个级联设置的移位寄存电路，每一所述移位寄存电路包括时钟控制传输电路以及或非门锁存电路，其中所述时钟控制传输电路由所述时钟信号的第一时钟脉冲进行触发将前一级的栅极驱动脉冲传输至所述或非门锁存电路，并由所述或非门锁存电路进行锁存，所述或非门锁存电路进一步由所述第一时钟信号后续的第二时钟脉冲进行触发进而输出所述栅极驱动脉冲；
    其中，所述时钟控制传输电路和所述或非门锁存电路分别为上升沿触发；所述或非门锁存电路至少包括第一反相器、第一或非门、第二或非门以及与非门，其中所述第一反相器的输入端连接所述时钟控制传输电路的输出端，所述第一或非门的第一输入端连接所述第一反相器的输出端，所述第一或非门的第二输入端连接所述第二或非门的输出端，所述第二或非门的第一输入端连接所述第一反相器的输入端，所述第二或非门的第二输入端连接所述第一或非门的输出端，所述第二或非门的输出端进一步连接所述与非门的第一输入端，所述与非门的第二输入端接收所述时钟信号。
  2. 根据权利要求1所述的驱动电路，其中所述时钟控制传输电路在传输所述栅极驱动脉冲的过程中对所述栅极驱动脉冲进行反相。
  3. 根据权利要求1所述的驱动电路，其中所述或非门锁存电路进一步包括与所述与非门的输出端连接的多级反相电路。
  4. 根据权利要求1所述的驱动电路，其中所述多级反相电路包括串联设置的多个第二反相器。
  5. 根据权利要求4所述的驱动电路，其中所述第二反相器的数量为三个。
  6. 根据权利要求1所述的驱动电路，其中相邻的所述移位寄存电路的所述时钟信号互为反相。
  7. 一种栅极驱动电路，其中所述栅极驱动电路包括多个级联设置的移位寄存电路，每一所述移位寄存电路包括时钟控制传输电路以及或非门锁存电路，其中所述时钟控制传输电路由所述时钟信号的第一时钟脉冲进行触发将前一级的栅极驱动脉冲传输至所述或非门锁存电路，并由所述或非门锁存电路进行锁存，所述或非门锁存电路进一步由所述第一时钟信号后续的第二时钟脉冲进行触发进而输出所述栅极驱动脉冲。
  8. 根据权利要求7所述的驱动电路，其中所述时钟控制传输电路和所述或非门锁存电路分别为上升沿触发。
  9. 根据权利要求7所述的驱动电路，其中所述或非门锁存电路至少包括第一反相器、第一或非门、第二或非门以及与非门，其中所述第一反相器的输入端连接所述时钟控制传输电路的输出端，所述第一或非门的第一输入端连接所述第一反相器的输出端，所述第一或非门的第二输入端连接所述第二或非门的输出端，所述第二或非门的第一输入端连接所述第一反相器的输入端，所述第二或非门的第二输入端连接所述第一或非门的输出端，所述第二或非门的输出端进一步连接所述与非门的第一输入端，所述与非门的第二输入端接收所述时钟信号。
  10. 根据权利要求9所述的驱动电路，其中所述时钟控制传输电路在传输所述栅极驱动脉冲的过程中对所述栅极驱动脉冲进行反相。
  11. 根据权利要求9所述的驱动电路，其中所述或非门锁存电路进一步包括与所述与非门的输出端连接的多级反相电路。
  12. 根据权利要求9所述的驱动电路，其中所述多级反相电路包括串联设置的多个第二反相器。
  13. 根据权利要求12所述的驱动电路，其中所述第二反相器的数量为三个。
  14. 根据权利要求7所述的驱动电路，其中相邻的所述移位寄存电路的所述时钟信号互为反相。
  15. 一种移位寄存器，其中所述移位寄存电路包括时钟控制传输电路以及或非门锁存电路，所述或非门锁存电路至少包括第一反相器、第一或非门、第二或非门以及与非门，其中所述第一反相器的输入端连接所述时钟控制传输电路的输出端，所述第一或非门的第一输入端连接所述第一反相器的输出端，所述第一或非门的第二输入端连接所述第二或非门的输出端，所述第二或非门的第一输入端连接所述第一反相器的输入端，所述第二或非门的第二输入端连接所述第一或非门的输出端，所述第二或非门的输出端进一步连接所述与非门的第一输入端。
  16. 根据权利要求15所述的移位寄存器，其中所述或非门锁存电路进一步包括与所述与非门的输出端连接的多级反相电路。
  17. 根据权利要求15所述的移位寄存器，其中所述多级反相电路包括串联设置的多个第二反相器。
  18. 根据权利要求17所述的移位寄存器，其中所述第二反相器的数量为三个。
PCT/CN2015/070515 2014-12-30 2015-01-12 栅极驱动电路以及移位寄存器 Ceased WO2016106821A1 (zh)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2017534659A JP6488388B2 (ja) 2014-12-30 2015-01-12 ゲート駆動回路及びシフトレジスタ
US14/437,492 US9536623B2 (en) 2014-12-30 2015-01-12 Gate drive circuit and shift register
DE112015005389.1T DE112015005389B4 (de) 2014-12-30 2015-01-12 Gateansteuerschaltung und Schieberegister
GB1706905.5A GB2546685B (en) 2014-12-30 2015-01-12 Gate drive circuit and shift register
RU2017125764A RU2675218C1 (ru) 2014-12-30 2015-01-12 Схема управления затвором и регистр сдвига
KR1020177021415A KR102043533B1 (ko) 2014-12-30 2015-01-12 게이트 구동 회로 및 시프트 레지스터

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410850825.2 2014-12-30
CN201410850825.2A CN104537995A (zh) 2014-12-30 2014-12-30 栅极驱动电路以及移位寄存器

Publications (1)

Publication Number Publication Date
WO2016106821A1 true WO2016106821A1 (zh) 2016-07-07

Family

ID=52853512

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/070515 Ceased WO2016106821A1 (zh) 2014-12-30 2015-01-12 栅极驱动电路以及移位寄存器

Country Status (8)

Country Link
US (1) US9536623B2 (zh)
JP (1) JP6488388B2 (zh)
KR (1) KR102043533B1 (zh)
CN (1) CN104537995A (zh)
DE (1) DE112015005389B4 (zh)
GB (1) GB2546685B (zh)
RU (1) RU2675218C1 (zh)
WO (1) WO2016106821A1 (zh)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104537996A (zh) * 2014-12-30 2015-04-22 深圳市华星光电技术有限公司 与非门锁存的驱动电路以及与非门锁存的移位寄存器
CN104900210B (zh) * 2015-06-30 2017-09-26 京东方科技集团股份有限公司 移位寄存器及其驱动方法、栅极驱动电路和显示装置
CN105161061B (zh) * 2015-08-18 2017-11-10 深圳市华星光电技术有限公司 驱动电路以及移位寄存电路
CN105118463B (zh) * 2015-09-22 2018-01-09 深圳市华星光电技术有限公司 一种goa电路及液晶显示器
CN105244003B (zh) * 2015-11-12 2018-01-09 深圳市华星光电技术有限公司 栅极驱动电路以及移位寄存电路
KR102485454B1 (ko) * 2015-11-25 2023-01-05 엘지디스플레이 주식회사 게이트 구동회로와 이를 이용한 표시장치
CN105869590B (zh) * 2016-05-30 2018-12-11 武汉华星光电技术有限公司 液晶显示器及其多路输出选择器电路
CN107564459B (zh) * 2017-10-31 2021-01-05 合肥京东方光电科技有限公司 移位寄存器单元、栅极驱动电路、显示装置及驱动方法
TWI692926B (zh) * 2018-05-21 2020-05-01 瑞鼎科技股份有限公司 應用於直流-直流轉換系統之時間多工電路
CN109686296B (zh) * 2019-03-05 2022-05-20 合肥鑫晟光电科技有限公司 移位寄存器模块及驱动方法、栅极驱动电路
CN112542140B (zh) * 2020-12-16 2022-05-31 合肥京东方卓印科技有限公司 一种移位寄存器、栅极驱动电路以及驱动方法
CN113746427B (zh) * 2021-11-05 2022-02-11 深圳飞骧科技股份有限公司 一种rc振荡电路
CN116504194B (zh) * 2023-02-21 2026-01-02 惠科股份有限公司 栅极驱动电路及显示装置

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1767048A (zh) * 2004-09-30 2006-05-03 三洋电机株式会社 锁存时钟生成电路及串并行变换电路
CN1794331A (zh) * 2004-12-24 2006-06-28 三星Sdi株式会社 扫描驱动器和有机发光显示器及其驱动方法
US20090185654A1 (en) * 2008-01-21 2009-07-23 Hynix Semiconductor Inc. Shift circuit capable of reducing current consumption by controlling latch operation
CN102157126A (zh) * 2010-02-12 2011-08-17 美格纳半导体有限公司 移位寄存器电路、源极驱动器及其方法
CN102654968A (zh) * 2011-11-25 2012-09-05 京东方科技集团股份有限公司 移位寄存器、栅极驱动器及显示装置
CN103345911A (zh) * 2013-06-26 2013-10-09 京东方科技集团股份有限公司 一种移位寄存器单元、栅极驱动电路及显示装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4426637A (en) * 1979-02-26 1984-01-17 Multi-Elmac Company Combination encoder-decoder integrated circuit device
JPH06291640A (ja) * 1993-03-30 1994-10-18 Toshiba Corp レベル変換回路
JP3557640B2 (ja) 1993-12-14 2004-08-25 ソニー株式会社 同期回路
US5825210A (en) * 1996-10-28 1998-10-20 Vlsi Technology Symmetrical phase-frequency detector
JPH11338439A (ja) * 1998-03-27 1999-12-10 Semiconductor Energy Lab Co Ltd 半導体表示装置の駆動回路および半導体表示装置
CN101359511B (zh) * 2007-08-03 2011-04-27 群康科技(深圳)有限公司 移位寄存器和采用该移位寄存器的液晶显示装置
GB2459661A (en) 2008-04-29 2009-11-04 Sharp Kk A low power NMOS latch for an LCD scan pulse shift register
CN102460553B (zh) * 2009-06-17 2014-04-16 夏普株式会社 显示驱动电路、显示装置和显示驱动方法
KR101799981B1 (ko) * 2010-12-03 2017-11-22 삼성디스플레이 주식회사 표시 장치 및 그것의 구동 방법
US9136013B2 (en) * 2011-11-25 2015-09-15 Boe Technology Group Co., Ltd. Shift register, gate driver, and display device
CN103280176B (zh) * 2012-10-26 2016-04-27 厦门天马微电子有限公司 一种垂直移位寄存器及其控制方法、ic芯片和tft面板
CN103401544B (zh) * 2013-07-03 2016-05-25 西安电子科技大学 用于充电管理芯片外部高压nmos管的驱动电路

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1767048A (zh) * 2004-09-30 2006-05-03 三洋电机株式会社 锁存时钟生成电路及串并行变换电路
CN1794331A (zh) * 2004-12-24 2006-06-28 三星Sdi株式会社 扫描驱动器和有机发光显示器及其驱动方法
US20090185654A1 (en) * 2008-01-21 2009-07-23 Hynix Semiconductor Inc. Shift circuit capable of reducing current consumption by controlling latch operation
CN102157126A (zh) * 2010-02-12 2011-08-17 美格纳半导体有限公司 移位寄存器电路、源极驱动器及其方法
CN102654968A (zh) * 2011-11-25 2012-09-05 京东方科技集团股份有限公司 移位寄存器、栅极驱动器及显示装置
CN103345911A (zh) * 2013-06-26 2013-10-09 京东方科技集团股份有限公司 一种移位寄存器单元、栅极驱动电路及显示装置

Also Published As

Publication number Publication date
CN104537995A (zh) 2015-04-22
JP2018509642A (ja) 2018-04-05
JP6488388B2 (ja) 2019-03-20
DE112015005389B4 (de) 2019-01-24
US9536623B2 (en) 2017-01-03
GB2546685B (en) 2020-06-24
RU2675218C1 (ru) 2018-12-17
DE112015005389T5 (de) 2017-08-24
GB2546685A (en) 2017-07-26
US20160343451A1 (en) 2016-11-24
KR102043533B1 (ko) 2019-11-11
GB201706905D0 (en) 2017-06-14
KR20170102921A (ko) 2017-09-12

Similar Documents

Publication Publication Date Title
WO2016106821A1 (zh) 栅极驱动电路以及移位寄存器
KR102057818B1 (ko) 낸드 래치의 구동 회로 및 낸드 래치의 시프트 레지스터
TWI491175B (zh) 移位暫存器
CN104282285B (zh) 移位寄存器电路及其驱动方法、栅极驱动电路、显示装置
CN107103887B (zh) 一种goa电路以及液晶显示器
US11227562B2 (en) Shift register, driving method thereof, gate driver circuit and display device
WO2017181481A1 (zh) 减小时钟信号负载的cmos goa电路
CN105609071A (zh) 移位寄存器及其驱动方法、栅极驱动电路及显示装置
JP2018508809A (ja) 液晶ディスプレイとそのゲート駆動装置
CN205122157U (zh) 一种goa电路及液晶显示器
WO2016106815A1 (zh) 显示装置及其栅极驱动电路
CN103295511A (zh) 一种移位寄存器及薄膜晶体管液晶显示器
CN112331156A (zh) Goa电路及显示面板
CN102426817A (zh) 移位寄存器电路
US9672936B2 (en) Driving circuits and the shift register circuits
US9905313B2 (en) Gate drive circuit and shift register circuit
WO2017028328A1 (zh) 驱动电路以及移位寄存电路
WO2016082374A1 (zh) 栅极驱动电路及显示装置

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14437492

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15874514

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 201706905

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20150112

ENP Entry into the national phase

Ref document number: 2017534659

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 112015005389

Country of ref document: DE

ENP Entry into the national phase

Ref document number: 2017125764

Country of ref document: RU

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 20177021415

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 15874514

Country of ref document: EP

Kind code of ref document: A1