WO2016041349A1 - 阵列基板及其制备方法、显示装置 - Google Patents
阵列基板及其制备方法、显示装置 Download PDFInfo
- Publication number
- WO2016041349A1 WO2016041349A1 PCT/CN2015/076917 CN2015076917W WO2016041349A1 WO 2016041349 A1 WO2016041349 A1 WO 2016041349A1 CN 2015076917 W CN2015076917 W CN 2015076917W WO 2016041349 A1 WO2016041349 A1 WO 2016041349A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- region
- photoresist
- layer
- array substrate
- forming
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 118
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 21
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 115
- 238000000034 method Methods 0.000 claims abstract description 81
- 230000008569 process Effects 0.000 claims abstract description 55
- 239000002184 metal Substances 0.000 claims abstract description 46
- 238000005530 etching Methods 0.000 claims abstract description 20
- 238000002955 isolation Methods 0.000 claims abstract description 6
- 230000014759 maintenance of location Effects 0.000 claims description 28
- 230000000903 blocking effect Effects 0.000 claims description 22
- 238000005192 partition Methods 0.000 claims description 22
- 238000000059 patterning Methods 0.000 claims description 11
- 230000004888 barrier function Effects 0.000 claims description 9
- 239000011159 matrix material Substances 0.000 claims description 9
- 238000002161 passivation Methods 0.000 claims description 6
- 239000010409 thin film Substances 0.000 abstract description 21
- 230000007547 defect Effects 0.000 abstract description 20
- 230000006378 damage Effects 0.000 abstract description 9
- 239000004065 semiconductor Substances 0.000 description 13
- 230000000694 effects Effects 0.000 description 12
- 239000004973 liquid crystal related substance Substances 0.000 description 11
- 238000002360 preparation method Methods 0.000 description 9
- 239000010408 film Substances 0.000 description 6
- 230000005684 electric field Effects 0.000 description 5
- 230000008439 repair process Effects 0.000 description 5
- 238000000206 photolithography Methods 0.000 description 4
- 238000005520 cutting process Methods 0.000 description 3
- 230000000717 retained effect Effects 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000003292 glue Substances 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000036961 partial effect Effects 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 210000004027 cell Anatomy 0.000 description 1
- 210000002858 crystal cell Anatomy 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136259—Repairing; Defects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
- G02F1/134372—Electrodes characterised by their geometrical arrangement for fringe field switching [FFS] where the common electrode is not patterned
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136259—Repairing; Defects
- G02F1/136272—Auxiliary lines
Definitions
- Embodiments of the present invention relate to an array substrate, a method of fabricating the same, and a display device.
- TFT-LCD Thin Film Transistor Liquid Crystal Display
- the ground is used in the field of high performance display.
- the TFT-LCD includes a color filter substrate and an array substrate disposed on a pair of boxes, and a liquid crystal layer is disposed in the array substrate and the color filter substrate, and the deflection of the liquid crystal molecules in the liquid crystal layer is controlled to achieve control of the intensity of the light to achieve display.
- the purpose of the image is a color filter substrate and an array substrate disposed on a pair of boxes, and a liquid crystal layer is disposed in the array substrate and the color filter substrate, and the deflection of the liquid crystal molecules in the liquid crystal layer is controlled to achieve control of the intensity of the light to achieve display. The purpose of the image.
- the structure of the array substrate may be as shown in FIG. 1a, including a plurality of horizontally intersecting gate lines 10 and data lines 11.
- the gate line 10 and the data line 11 cross define a plurality of pixel units 12 arranged in a matrix, and each of the pixel units 12 is provided with a pixel electrode 104.
- a cross-sectional view of the array substrate in the A-A' direction is shown in Fig. 1b, and includes a multilayer film layer structure from bottom to top.
- the film layer structure can be prepared by sequentially forming a thin film layer, a photoresist on a substrate, and then using a mask, exposure, development, etching, lift-off, and the like.
- the film layer that should be etched may remain on the substrate due to the external environment or the influence of the production process.
- the semiconductor active layer 103 or the pixel electrode 104 (corresponding to the photoresist completely removed region) located between the two adjacent pixel units 12 should be completely etched away.
- the photoresist in the completely removed region of the photoresist is affected by the front plating process and its own process, the photoresist cannot be completely exposed to form an excess photoresist retention region.
- a residual portion (constituting the conductive layer 20) of the pixel electrode 104 as shown in FIG. 1c is formed between two adjacent pixel units 12, or as shown in FIG.
- the laser spot or the cutting process is generally used to repair the pixel points with bright spot defects.
- the array substrate is detected by an optical detecting instrument. After the bright spot defect is found, the conductive layer 20 may be cut so that the adjacent two pixel units 12 are not electrically connected.
- the thickness of the pixel electrode 104 is thin, the degree of recognition of the optical detection is lowered, resulting in an increase in the missed detection rate.
- other thin film layer structures that have been formed are destroyed while performing the above-described repair process, such as a passivation layer, a common electrode layer, and the like (not shown) on the surface of the pixel electrode 104. Thereby reducing the repair effect of bright spot defects and affecting the quality of the product.
- Embodiments of the present invention provide an array substrate, a method for fabricating the same, and a display device, which can avoid damage to an excessive thin film layer on an array substrate during a process of reducing bright spot defects.
- An embodiment of the present invention provides a method for fabricating an array substrate, including a method of forming a plurality of pixel electrodes arranged in a matrix form. When forming the pixel electrodes, a guide for electrically connecting two adjacent pixel electrodes is formed.
- the method further includes: forming a photoresist layer on a surface of the substrate on which the conductive layer is formed; forming a first photoresist removal region and a photoresist retention region by a one-time exposure development process, the first a photoresist removal region corresponding to a position of the conduction layer, the photoresist retention region corresponding to another region of the substrate surface on which the conduction layer is formed; and etching the first photoresist removal region a conductive layer forming a blocking region for avoiding electrical connection between two adjacent pixel electrodes; peeling off a photoresist layer of the photoresist remaining region; forming a metal layer on a surface of the substrate on which the above structure is formed Forming a metal line non-electrically connected to two adjacent pixel electrodes in the partition region by one patterning process.
- An embodiment of the present invention further provides an array substrate, including a plurality of pixel electrodes arranged in a matrix form, a blocking region for avoiding electrical connection between two adjacent pixel electrodes, and a phase in the partition region. Two adjacent metal electrodes of the pixel electrode are not electrically connected.
- the embodiment of the invention further provides a display device comprising any of the array substrates as described above.
- 1a is a schematic structural view of an array substrate
- 1b is a cross-sectional structural view of an array substrate
- 1c is a schematic structural view of an array substrate having a conductive layer
- FIG. 1d is a schematic structural view of another array substrate having a conduction layer
- FIG. 2 is a flowchart of a method for preparing an array substrate according to an embodiment of the present invention
- FIG. 3 is a flow chart of another method for fabricating an array substrate according to an embodiment of the present invention.
- 4a-4f are schematic structural diagrams of various stages in the preparation process of an array substrate according to an embodiment of the present invention.
- FIG. 5 is a flowchart of still another method for preparing an array substrate according to an embodiment of the present invention.
- 6a-6h are schematic structural diagrams of various stages in the preparation process of another array substrate according to an embodiment of the present invention.
- the embodiment of the present invention provides a method for fabricating an array substrate, which may include forming a plurality of pixel electrodes 104 arranged in a matrix form as shown in FIG. 1a. When the method for forming the pixel electrodes 104 is used, a phase is formed. As shown in FIG. 2, the method for preparing the array substrate may further include:
- the first photoresist removal area A corresponds to the position of the conductive layer 20, and the photoresist retention area B is formed correspondingly. There are other areas of the substrate surface of the conductive layer 20.
- S105 Form a metal line that is not electrically connected to the adjacent two pixel electrodes 104 in the blocking region 106 by one patterning process.
- the width of the blocking region 106 can be set to be larger than the width of the metal line to ensure that the metal lines are not electrically connected to the pixel electrodes 104 located on both sides thereof.
- the first conductive layer 20 may be composed of a residual portion of the pixel electrode 104 as shown in FIG. 1c; or, as shown in FIG. 1d, may be composed of a residual portion of the semiconductor active layer 103. Or, it may be composed of the remaining portion of the pixel electrode 104 and the remaining portion of the semiconductor active layer 103 at the same time.
- the residual portion is produced for various reasons. For example, during exposure and development, since the surface of the photoresist between two adjacent pixel units 12 is covered with dust, the photoresist cannot be completely exposed to form excess light. Glue retention area. Alternatively, due to defects in the exposure process, the photoresist between two adjacent pixel cells 12 is not fully exposed, and an excess photoresist retention region is also formed. Or, due to defects in the development process, the photoresist between two adjacent pixel units 12 is not completely developed, and an unnecessary photoresist retention area is formed, and the like. On this basis, the remaining portion is formed between two adjacent pixel units 12 by a subsequent fabrication process.
- the above metal layer may include a gate metal layer for forming the gate line 10; or a source/drain metal layer 105 for forming the data line 11.
- each of the pixel units 12 of the array substrate may include a Thin Film Transistor (TFT).
- TFT Thin Film Transistor
- the thin film transistor is a semiconductor unit having a switching characteristic, and may be, for example, an amorphous silicon thin film transistor, a low temperature polysilicon thin film transistor, an oxide thin film transistor, or an organic thin film transistor, which is not limited herein.
- the thin film transistor may be of a top gate type or a bottom gate type, which is not limited herein.
- the top gate and the bottom gate are dependent on the positions of the gate electrode 101 and the gate insulating layer 102.
- the substrate 101 when the substrate 101 is a transparent substrate, when the gate 101 is Near the substrate substrate, when the gate insulating layer 102 is away from the base substrate 01, it is a bottom gate type thin film transistor. At this time, since the metal layer is located on the surface of the gate insulating layer 102 and not on the side close to the base substrate 01, the metal layer may be the source/drain metal layer 105 constituting the data line 11.
- the gate electrode 101 when the gate electrode 101 is away from the base substrate 01 and the gate insulating layer 102 is close to the base substrate, it is a top gate type thin film transistor. At this time, since the metal layer is located on the surface of the gate insulating layer 102, the metal layer may be a gate metal layer constituting the gate electrode 101.
- the positive photoresist may be used, that is, the photoresist layer in the exposed region is removed during the development process, and is not exposed.
- the photoresist of the region is retained during development.
- a reverse photoresist in which the photoresist layer in the exposed region is retained during development, and the photoresist in the unexposed region is removed during development.
- the invention is not limited thereto. However, the following embodiments are described by using a positive photoresist, that is, a photoresist layer of an exposed region is removed during development, and a photoresist of an unexposed region is retained during development.
- the patterning process may include a photolithography process, or may include a photolithography process and an etching process, and may also include other processes for forming a predetermined pattern, such as printing, inkjet, and the like.
- the photolithography process refers to a process of forming a pattern by using a photoresist, a mask, an exposure machine, or the like including a process of film formation, exposure, and development.
- the corresponding patterning process can be selected in accordance with the structure formed in the present invention.
- the one-time patterning process in the embodiment of the present invention is an example in which different exposure regions are formed by one mask exposure process, and then multiple etching, ashing, and the like removal processes are performed on different exposure regions to finally obtain an intended pattern. .
- Embodiments of the present invention provide a method of fabricating an array substrate, including a method of forming a plurality of pixel electrodes arranged in a matrix on a substrate.
- a conduction layer that electrically connects adjacent two pixel electrodes.
- the pixel units corresponding to the adjacent two pixel electrodes are electrically connected, and when one of the pixel units is controlled to display, the pixel unit adjacent to and electrically connected is also illuminated, thereby causing uncontrolled
- the occurrence of bright pixels (bright spot defects) adversely affects the display effect and product quality.
- the embodiment of the present invention further includes: first, forming A surface of the substrate having the above structure is formed with a photoresist layer; then, a first photoresist removal region and a photoresist retention region are formed by a one-time exposure development process.
- the first photoresist removal region corresponds to the position of the conduction layer; the photoresist retention region corresponds to other regions of the substrate surface on which the conduction layer is formed.
- the conductive layer of the first photoresist removal region is etched to form a blocking region for avoiding electrical connection of pixel electrodes of two adjacent pixel units, and photolithography is performed on the photoresist retention region.
- the glue is peeled off.
- a metal layer is formed on the surface of the substrate on which the above structure is formed; finally, a metal line electrically connected to the adjacent two pixel electrodes is formed in the blocking region by a patterning process.
- the above-mentioned cutting treatment process is completed before the formation of the metal wires, and thus the film layer structure formed by the subsequent fabrication process of the array substrate is not damaged or affected. Thereby, it is possible to avoid damage to excessive thin film layers on the array substrate in the process of reducing bright spot defects. Improves the effect of spot defect repair and the quality of the product.
- the method can include:
- the first photoresist removal region A corresponds to a pre-formed isolation region 106 corresponding to other regions of the substrate surface on which the conduction layer 20 is formed.
- the preparation method of the array substrate on which the above-described barrier region 106 is formed will be described in detail below. As shown in FIG. 3 and FIGS. 4a to 4f, the method includes the following steps.
- the substrate further includes a gate electrode 101, a semiconductor active layer 103, and a pixel electrode, not shown, sequentially formed on the base substrate 01. 104) Forming a photoresist layer 30.
- a source/drain metal layer 105 (metal layer) is formed on the surface of the substrate on which the above structure is formed.
- S205 is formed in the partition region 106 by a patterning process (for example, after applying a photoresist, performing a mask exposure process, and then performing development, etching, stripping, etc.)
- the pixel electrodes 104 are non-electrically connected to the data lines 11 (metal lines).
- the conduction layer 20 (the remaining portion of the pixel electrode 104) in the above-described barrier region 106 is completely removed. And the data line 11 located in the partition region 106 and the pixel electrodes 104 located on both sides thereof are not electrically connected. In this way, it can be ensured that the data line 11 can normally receive the data signal, so that the array substrate can work normally, and the destruction of the excessive thin film layer on the array substrate during the process of reducing the bright spot defects can also be avoided by the blocking region 106.
- the first step S203 when the conductive layer 20 of the first photoresist removal region is etched, part of the gate insulating layer 102 is also etched. In this way, the data line 11 and the pixel electrode 104 located on both sides thereof can have a certain step difference, and the distance between the data line 11 and the pixel electrode 104 is increased, so that the data line 11 and the pixel electrode 104 can be effectively avoided.
- Crosstalk between signals can be effectively avoid signal crosstalk between the gate line 10 and the pixel electrode 104.
- the height of the step can be controlled by a person skilled in the art according to actual needs.
- the height of the step can be set to be greater than or equal to the thickness of the data line 11 or the gate line 10.
- the height of the above step can be reduced. The invention is not limited thereto.
- the above embodiment is described by taking the conduction layer 20 as a residual portion of the pixel electrode 104 as an example.
- the conduction layer 20 is similarly obtained when it is composed of the remaining portion of the semiconductor active layer 103. I will not repeat them here.
- the method can include:
- the first photoresist removal region A corresponds to the pre-formed recess 1061
- the photoresist retention region B corresponds to other regions of the substrate surface on which the conductive layer 20 is formed. That is, the photoresist retention area B Corresponding to other regions of the substrate surface other than the first photoresist removal region A.
- the pre-formed partition region 106 includes two of the above-described grooves 1061 and an insulating portion 1062 between the two grooves 1061.
- the preparation method of the array substrate on which the above-described barrier region 106 is formed will be described in detail below. As shown in FIG. 5 and FIGS. 6a-6h, the method includes the following steps.
- the substrate further includes a gate electrode 101, not shown, sequentially formed on the base substrate 01, and the gate line 10 and the gate insulating layer
- the layer 102, the semiconductor active layer 103, and the pixel electrode 104) form a photoresist layer 30.
- the conductive layer 20 is composed of a residual portion of the semiconductor active layer 103.
- the pre-formed partition region 106 includes two such recesses 1061 and an insulating portion 1062 between the two recesses 1061, as shown in Figure 6c.
- a source/drain metal layer 105 (metal layer) is formed on the surface of the substrate on which the above structure is formed.
- S305 is formed in the partition region 106 by a patterning process (for example, after applying a photoresist, performing a mask exposure process, and then performing development, etching, stripping, etc.)
- the pixel electrode 104 is not electrically connected to the data line 11 (metal line). That is, the above-described data line 11 is formed on the surface of the insulating portion 1062.
- a lead 108 may be formed in the above-described lead via 107. Through the lead via 107 described above, the leads 108 located in the lead region of the array substrate are electrically connected to the gate lines 10 on the array substrate.
- a passivation layer 109 is formed on the surface of the substrate on which the above structure is formed.
- the partial conduction layer 20 is completely removed by the two grooves 1061 of the above-described barrier region 106, so that the adjacent two pixel electrodes 104 are in a non-electrically connected state, and the data line 11 is located at the insulation of the barrier region 106.
- the surface of the portion 1062 is not electrically connected to the pixel electrodes 104 on both sides thereof. In this way, it can be ensured that the data line 11 can normally receive the data signal, so that the array substrate can work normally, and the destruction of the excessive thin film layer on the array substrate during the process of reducing the bright spot defects can also be avoided by the blocking region 106.
- the preparation of the lead via 107 can be completed while forming the recess 1061, so that the manufacturing process can be simplified. And the method is equally applicable to the first embodiment.
- the pixel electrode 104 and the common electrode layer 110 are disposed in different layers.
- the common electrode layer 110 located at the uppermost portion of the array substrate may have a slit shape, and the pixel electrode 104 adjacent to the base substrate 01 may be planar.
- a display device comprising the above array substrate is an AD-SDS (Advanced-Super Dimensional Switching, abbreviated as ADS, advanced super-dimensional field switch) type display device.
- the AD-SDS technology forms a multi-dimensional electric field by a parallel electric field generated by the edge of the common electrode layer 110 in the same plane and a longitudinal electric field generated between the pixel electrode 104 and the common electrode layer 110, so that all the liquid crystals are directly between the pixel electrodes in the liquid crystal cell and directly above the electrode.
- the molecules are capable of producing a rotational transition, thereby improving the planar orientation liquid crystal working efficiency and increasing the light transmission efficiency.
- the method of preparing the above-described common electrode layer 110 is also applicable to the first embodiment.
- the display device when the common electrode layer 110 is formed on the color filter substrate facing the array substrate, the display device is a TN (Twist Nematic) type display device.
- the TN type display device uses a vertical electric field principle liquid crystal display to drive the nematic mode by forming a vertical electric field between the common electrode layer 110 disposed on the color filter substrate and the pixel electrode 104 on the array substrate.
- LCD liquid crystal display
- the TN type display device has the advantage of a large aperture ratio, but has a disadvantage of a narrow viewing angle of about 90°. Those skilled in the art can select the setting of the common electrode layer 110 according to actual needs.
- the above embodiment has been described by taking the conduction layer 20 as a residual portion of the semiconductor active layer 103 as an example. The same is true when the conduction layer 20 is composed of the remaining portion of the pixel electrode 104. I will not repeat them here.
- the blocking region 106 in the second embodiment it can be seen that in the first embodiment, when the blocking region 106 is formed, most of the conductive layer 20 needs to be etched, and the etching time is long, but The etching precision is low, and the effect of preventing the electrical connection between the adjacent two pixel electrodes 104 is good.
- the partition region 106 when the partition region 106 is formed, only a small portion of the conductive layer 20 needs to be etched to form the recess 1061, so the etching speed is fast, but the etching precision is high, and the adjacent is prevented.
- the effect of electrically connecting the two pixel electrodes 104 is lower than that of the first embodiment. Therefore, those skilled in the art can select a scheme for making the partition region 106 according to actual needs.
- the partition region 106 may have a width ranging from 12 ⁇ m to 20 ⁇ m. In this way, it is possible to ensure that the metal lines (the data lines 11 or the gate lines 10) have sufficient wiring space to avoid a problem of signal crosstalk with the pixel electrodes 104 located on both sides thereof.
- the embodiment of the present invention provides an array substrate, which includes a plurality of pixel electrodes 104 arranged in a matrix form as shown in FIG. 1a, and further includes:
- a blocking region 106 for avoiding electrical connection between two adjacent pixel electrodes 104; and a metal line located in the blocking region and electrically disconnected from the adjacent two pixel electrodes 106.
- An embodiment of the present invention provides an array substrate including a plurality of pixel electrodes arranged in a matrix form, and further includes a partition region for avoiding electrical connection between two adjacent pixel electrodes, and is located in the partition region and adjacent to the two A metal wire in which the pixel electrode is not electrically connected.
- the conductive layer formed by electrically connecting the adjacent two pixel electrodes is caused to result in the adjacent two pixel electrodes corresponding to each other due to factors such as preparation process or transportation, storage, and the like.
- the pixel units are electrically connected.
- the conduction layer can be cut off by the blocking region, thereby avoiding electrical connection between two adjacent pixel electrodes and reducing the occurrence of bright spot defects.
- the setting of the partition region is completed before the metal wire is prepared, so that the film layer structure formed by the subsequent fabrication process of the array substrate does not cause damage and influence. Thereby, it is possible to avoid damage to excessive thin film layers on the array substrate in the process of reducing bright spot defects. Improves the effect of spot defect repair and the quality of the product.
- the blocking region 106 may be completely removed from the conductive layer 20 (the remaining portion of the pixel electrode) in the blocking region 106, and only the metal line (for example, the data line 11) is disposed in the blocking region 106. And the data line 11 located in the blocking area 106 and the pixels located on both sides thereof None of the electrodes 104 are electrically connected. In this way, it can be ensured that the data line 11 can normally receive the data signal, so that the array substrate can work normally, and the destruction of the excessive thin film layer on the array substrate during the process of reducing the bright spot defects can also be avoided by the blocking region 106.
- the partition region 106 may also be as shown in FIG. 6d.
- the partition region 106 includes two recesses 1061, and an insulating portion 1062 between the two recesses 1061.
- the metal wires eg, the data lines 11
- the partial conduction layer 20 is completely removed by the two grooves 1061 of the above-described barrier region 106, so that the adjacent two pixel electrodes 104 are in a non-electrically connected state, and the data line 11 is located at the insulation of the barrier region 106.
- the surface of the portion 1062 is not electrically connected to the pixel electrodes 104 on both sides thereof.
- the data line 11 can normally receive the data signal, so that the array substrate can work normally, and the destruction of the excessive thin film layer on the array substrate during the process of reducing the bright spot defects can also be avoided by the blocking region 106.
- Embodiments of the present invention provide a display device including any of the array substrates described above. It has the same advantageous effects as the array substrate in the foregoing embodiment. Since the detailed structure and advantageous effects of the array substrate have been described in detail in the foregoing embodiments, they are not described herein again.
- the display device may include a liquid crystal display device, for example, the display device may be any display product such as a liquid crystal display, a liquid crystal television, a digital photo frame, a mobile phone, a watch, a tablet computer, a notebook computer, or a navigator. component.
- the display device may be any display product such as a liquid crystal display, a liquid crystal television, a digital photo frame, a mobile phone, a watch, a tablet computer, a notebook computer, or a navigator. component.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Nonlinear Science (AREA)
- Manufacturing & Machinery (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Optics & Photonics (AREA)
- Liquid Crystal (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
Description
Claims (12)
- 一种阵列基板的制备方法,包括形成多个呈矩阵形式排列的像素电极的方法,在形成所述像素电极时,形成有将相邻两个所述像素电极电连接的导通层,该方法还包括:在形成有所述导通层的基板表面形成光刻胶层;通过一次曝光显影工艺,形成第一光刻胶去除区域和光刻胶保留区域,所述第一光刻胶去除区域对应所述导通层的位置,所述光刻胶保留区域对应形成有所述导通层的基板表面的其它区域;刻蚀所述第一光刻胶去除区域的所述导通层,形成用于避免相邻两个所述像素电极电连接的隔断区域;并对所述光刻胶保留区域的光刻胶层进行剥离;在形成有上述结构的基板表面形成金属层;通过一次构图工艺在所述隔断区域内,形成与相邻两个所述像素电极非电连接的金属线。
- 根据权利要求1所述的阵列基板的制备方法,其中,在所述通过一次曝光显影工艺,形成第一光刻胶去除区域和光刻胶保留区域的步骤之后,所述刻蚀所述第一光刻胶去除区域的所述导通层的步骤之前,所述方法包括:所述第一光刻胶去除区域对应预形成的所述隔断区域,所述光刻胶保留区域对应形成有所述导通层的基板表面的其它区域。
- 根据权利要求1所述的阵列基板的制备方法,其中,在所述通过一次曝光显影工艺,形成第一光刻胶去除区域和光刻胶保留区域的步骤之后,所述刻蚀所述第一光刻胶去除区域的所述导通层的步骤之前,所述方法包括:所述第一光刻胶去除区域对应预形成的凹槽,所述光刻胶保留区域对应形成有所述导通层的基板表面的其它区域;所述预形成的隔断区域包括两个所述凹槽以及位于两个所述凹槽之间的绝缘部。
- 根据权利要求1所述的阵列基板的制备方法,其中,所述金属层包括栅极金属层或源漏金属层。
- 根据权利要求1所述的阵列基板的制备方法,其中,在所述阵列基板 包括栅极绝缘层的情况下,在刻蚀所述第一光刻胶去除区域的所述导通层的同时,对部分所述栅极绝缘层进行刻蚀。
- 根据权利要求1所述的阵列基板的制备方法,在进行所述通过一次曝光显影工艺,形成第一光刻胶去除区域和光刻胶保留区域的步骤的同时,所述方法还包括:形成第二光刻胶去除区域,所述第二光刻胶去除区域对应预形成的引线过孔;对所述第二光刻胶去除区域的栅极绝缘层进行刻蚀,以形成所述引线过孔。
- 根据权利要求1-6任一项所述的阵列基板的制备方法,在所述通过构图工艺在对应所述隔断区域的位置处形成金属线的步骤之后,所述方法还包括:在形成有上述结构的基板表面,形成钝化层;在所述钝化层的表面形成公共电极层。
- 根据权利要求7所述的阵列基板的制备方法,其中,所述隔断区域的宽度范围为12μm~20μm。
- 一种阵列基板,包括多个呈矩阵形式排列的像素电极、用于避免相邻两个所述像素电极电连接的隔断区域、以及位于所述隔断区域内,与相邻两个所述像素电极非电连接的金属线。
- 根据权利要求9所述的阵列基板,其中,所述隔断区域内仅设置有所述金属线。
- 根据权利要求9所述的阵列基板,其中,所述隔断区域包括两个凹槽,以及位于两个所述凹槽之间的绝缘部,所述金属线位于所述绝缘部的表面。
- 一种显示装置,包括如权利要求9-11任一项所述的阵列基板。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/787,574 US9905591B2 (en) | 2014-09-16 | 2015-04-17 | Array substrate comprising separating region and manfacturing method thereof,display apparatus |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410472064.1 | 2014-09-16 | ||
CN201410472064.1A CN104362152B (zh) | 2014-09-16 | 2014-09-16 | 一种阵列基板的制备方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016041349A1 true WO2016041349A1 (zh) | 2016-03-24 |
Family
ID=52529397
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2015/076917 WO2016041349A1 (zh) | 2014-09-16 | 2015-04-17 | 阵列基板及其制备方法、显示装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9905591B2 (zh) |
CN (1) | CN104362152B (zh) |
WO (1) | WO2016041349A1 (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104362152B (zh) | 2014-09-16 | 2017-08-01 | 京东方科技集团股份有限公司 | 一种阵列基板的制备方法 |
CN104779201B (zh) * | 2015-04-14 | 2018-07-20 | 京东方科技集团股份有限公司 | 阵列基板及其制作方法、显示装置 |
CN111880346B (zh) * | 2020-08-19 | 2022-11-29 | 成都中电熊猫显示科技有限公司 | 阵列基板、显示面板及配线断线的修复方法 |
CN113467138B (zh) * | 2021-07-20 | 2023-12-19 | 北京京东方光电科技有限公司 | 阵列基板及其制备方法、显示组件及显示装置 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040043545A1 (en) * | 2000-02-11 | 2004-03-04 | Lg. Philips Lcd Co., Ltd. | Array substrate for use in LCD device and method of fabricating same |
CN1976044A (zh) * | 2005-10-05 | 2007-06-06 | 三星电子株式会社 | 薄膜晶体管面板及其制造方法 |
CN101197332A (zh) * | 2007-12-26 | 2008-06-11 | 友达光电股份有限公司 | 像素结构的制作方法 |
CN104362152A (zh) * | 2014-09-16 | 2015-02-18 | 京东方科技集团股份有限公司 | 一种阵列基板及其制备方法、显示装置 |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI272872B (en) * | 2002-12-13 | 2007-02-01 | Lg Philips Lcd Co Ltd | Dual panel-type organic electroluminescent display device and method of fabricating the same |
KR101261605B1 (ko) * | 2006-07-12 | 2013-05-06 | 삼성디스플레이 주식회사 | 박막 트랜지스터 표시판 및 그 제조 방법 |
KR101302620B1 (ko) * | 2007-01-30 | 2013-09-03 | 엘지디스플레이 주식회사 | 박막트랜지스터 기판 |
KR101502916B1 (ko) * | 2007-11-06 | 2015-03-17 | 삼성디스플레이 주식회사 | 표시 기판과, 이의 불량 화소 리페어 방법 |
KR20090055357A (ko) * | 2007-11-28 | 2009-06-02 | 삼성전자주식회사 | 표시 장치 및 그 제조 방법 |
CN101833204A (zh) * | 2009-03-13 | 2010-09-15 | 北京京东方光电科技有限公司 | 阵列基板及其制造方法和液晶面板 |
KR101314787B1 (ko) * | 2009-10-01 | 2013-10-08 | 엘지디스플레이 주식회사 | 어레이 기판 |
KR101223722B1 (ko) * | 2010-04-02 | 2013-01-17 | 삼성디스플레이 주식회사 | 유기 발광 표시 장치 |
WO2012011217A1 (ja) * | 2010-07-21 | 2012-01-26 | シャープ株式会社 | アクティブマトリクス基板及びその製造方法、並びに液晶表示パネル |
CN201974616U (zh) * | 2010-12-30 | 2011-09-14 | 北京京东方光电科技有限公司 | 阵列基板和液晶显示面板 |
KR102032962B1 (ko) * | 2012-10-26 | 2019-10-17 | 삼성디스플레이 주식회사 | 박막 트랜지스터 표시판 및 그 제조 방법 |
KR102081599B1 (ko) * | 2013-06-28 | 2020-02-26 | 엘지디스플레이 주식회사 | 액정표시장치용 어레이 기판 및 그 제조방법 |
JP6278633B2 (ja) * | 2013-07-26 | 2018-02-14 | 三菱電機株式会社 | 薄膜トランジスタアレイ基板およびその製造方法、並びに、液晶表示装置およびその製造方法 |
KR20150017041A (ko) * | 2013-08-05 | 2015-02-16 | 삼성디스플레이 주식회사 | 표시 장치 |
KR20150039404A (ko) * | 2013-10-02 | 2015-04-10 | 삼성디스플레이 주식회사 | 박막 트랜지스터 표시판, 액정 표시 장치 및 박막 트랜지스터 표시판의 제조방법 |
KR102089074B1 (ko) * | 2013-11-07 | 2020-03-13 | 엘지디스플레이 주식회사 | 표시패널용 어레이 기판 및 그 제조방법 |
KR102219132B1 (ko) * | 2014-01-27 | 2021-02-23 | 삼성디스플레이 주식회사 | 액정 표시 장치 |
KR20150105564A (ko) * | 2014-03-07 | 2015-09-17 | 삼성디스플레이 주식회사 | 액정 표시 장치와 이의 제조방법 및 이에 포함되는 배향막 조성물 |
KR20150109003A (ko) * | 2014-03-18 | 2015-10-01 | 삼성디스플레이 주식회사 | 액정 표시 장치 및 배향막 리페어 방법 |
KR20150115123A (ko) * | 2014-04-02 | 2015-10-14 | 삼성디스플레이 주식회사 | 표시 장치 및 그 제조 방법 |
CN103985671B (zh) * | 2014-04-30 | 2016-06-15 | 京东方科技集团股份有限公司 | 阵列基板制备方法和阵列基板、显示装置 |
-
2014
- 2014-09-16 CN CN201410472064.1A patent/CN104362152B/zh not_active Expired - Fee Related
-
2015
- 2015-04-17 US US14/787,574 patent/US9905591B2/en active Active
- 2015-04-17 WO PCT/CN2015/076917 patent/WO2016041349A1/zh active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040043545A1 (en) * | 2000-02-11 | 2004-03-04 | Lg. Philips Lcd Co., Ltd. | Array substrate for use in LCD device and method of fabricating same |
CN1976044A (zh) * | 2005-10-05 | 2007-06-06 | 三星电子株式会社 | 薄膜晶体管面板及其制造方法 |
CN101197332A (zh) * | 2007-12-26 | 2008-06-11 | 友达光电股份有限公司 | 像素结构的制作方法 |
CN104362152A (zh) * | 2014-09-16 | 2015-02-18 | 京东方科技集团股份有限公司 | 一种阵列基板及其制备方法、显示装置 |
Also Published As
Publication number | Publication date |
---|---|
US20160197100A1 (en) | 2016-07-07 |
US9905591B2 (en) | 2018-02-27 |
CN104362152B (zh) | 2017-08-01 |
CN104362152A (zh) | 2015-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9508751B2 (en) | Array substrate, method for manufacturing the same and display device | |
US8633066B2 (en) | Thin film transistor with reduced edge slope angle, array substrate and having the thin film transistor and manufacturing method thereof | |
EP2518558B1 (en) | Liquid crystal display and array substrate | |
JP6521534B2 (ja) | 薄膜トランジスタとその作製方法、アレイ基板及び表示装置 | |
EP3054483A1 (en) | Array substrate, manufacturing method therefor, and display apparatus | |
US9971220B2 (en) | COA substrate and manufacturing method thereof | |
US12105383B2 (en) | Array substrate having conductive bumps, liquid crystal display panel and method for manufacturing the same, and display apparatus | |
KR20080059889A (ko) | 박막트랜지스터 액정표시장치용 어레이 기판 및 그제조방법 | |
WO2015000255A1 (zh) | 阵列基板、显示装置及阵列基板的制造方法 | |
US9798192B2 (en) | Display substrate and manufacturing method thereof, display panel and display device | |
JP2009133954A (ja) | 液晶表示装置及びその製造方法 | |
JP2005346091A (ja) | 液晶表示装置およびその製造方法 | |
KR20150079089A (ko) | 액정 디스플레이 패널 및 이의 제조 방법 | |
WO2020133651A1 (zh) | 像素电极结构及其制作方法 | |
KR20110054156A (ko) | 어레이 기판 및 그의 제조방법 | |
CN111223815B (zh) | 薄膜晶体管阵列基板及其制作方法 | |
WO2017140058A1 (zh) | 阵列基板及其制作方法、显示面板及显示装置 | |
WO2016041349A1 (zh) | 阵列基板及其制备方法、显示装置 | |
WO2016095639A1 (zh) | 阵列基板及其制造方法、显示装置 | |
US20150303306A1 (en) | Thin film transistor and method for manufacturing the same, array substrate, display device | |
CN106206623B (zh) | 一种显示基板、其制作方法、显示面板及显示装置 | |
TW201533892A (zh) | 主動基板以及顯示面板 | |
KR102068770B1 (ko) | 프린지필드 스위칭모드 어레이기판 및 그 제조방법 | |
KR102037514B1 (ko) | 평판 표시장치용 박막 트랜지스터 기판 및 그 제조 방법 | |
CN103293803B (zh) | 用于ffs模式液晶显示器的阵列基板及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 14787574 Country of ref document: US |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15842652 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205 DATED 23.05.2017) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15842652 Country of ref document: EP Kind code of ref document: A1 |