WO2015115665A1 - 接合構造体、及び接合構造体の製造方法 - Google Patents

接合構造体、及び接合構造体の製造方法 Download PDF

Info

Publication number
WO2015115665A1
WO2015115665A1 PCT/JP2015/052999 JP2015052999W WO2015115665A1 WO 2015115665 A1 WO2015115665 A1 WO 2015115665A1 JP 2015052999 W JP2015052999 W JP 2015052999W WO 2015115665 A1 WO2015115665 A1 WO 2015115665A1
Authority
WO
WIPO (PCT)
Prior art keywords
metal film
metal
semiconductor element
substrate
constituting
Prior art date
Application number
PCT/JP2015/052999
Other languages
English (en)
French (fr)
Inventor
克昭 菅沼
至成 長尾
哲ミン 呉
Original Assignee
国立大学法人大阪大学
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 国立大学法人大阪大学 filed Critical 国立大学法人大阪大学
Priority to US15/116,104 priority Critical patent/US10332853B2/en
Priority to JP2015560078A priority patent/JP6284164B2/ja
Publication of WO2015115665A1 publication Critical patent/WO2015115665A1/ja

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/03444—Manufacturing methods by blanket deposition of the material of the bonding area in gaseous form
    • H01L2224/0345—Physical vapour deposition [PVD], e.g. evaporation, or sputtering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/0346—Plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04026—Bonding areas specifically adapted for layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05666—Titanium [Ti] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05671—Chromium [Cr] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05684—Tungsten [W] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/118—Post-treatment of the bump connector
    • H01L2224/11848—Thermal treatments, e.g. annealing, controlled cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13199—Material of the matrix
    • H01L2224/13294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/132 - H01L2224/13291
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298—Fillers
    • H01L2224/13299—Base material
    • H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13339—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605—Shape
    • H01L2224/16057—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/278—Post-treatment of the layer connector
    • H01L2224/27848—Thermal treatments, e.g. annealing, controlled cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/29118—Zinc [Zn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/29124—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29139—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29155—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29157—Cobalt [Co] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/2916—Iron [Fe] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/29164—Palladium [Pd] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/29294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the bump connector during or after the bonding process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/8182—Diffusion bonding
    • H01L2224/8183—Solid-solid interdiffusion
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/8184—Sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the layer connector during or after the bonding process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83193—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H01L2224/8382—Diffusion bonding
    • H01L2224/8383—Solid-solid interdiffusion
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8384—Sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3736—Metallic materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3737—Organic materials with or without a thermoconductive filler
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector

Definitions

  • the present invention relates to a bonded structure and a method for manufacturing the bonded structure.
  • Patent Document 1 discloses a method in which a semiconductor element and a substrate are stacked via a bonding material, and sintered and bonded in a heating furnace.
  • the semiconductor element and the substrate are bonded with high-temperature solder at a high temperature, the semiconductor element or the substrate is damaged due to thermal stress, or a void is generated at the solder bonding interface.
  • the present invention has been made in view of the above problems, and an object of the present invention is to provide a bonded structure that can be bonded well and easily even in a low temperature environment.
  • the bonded structure of the present invention includes a substrate, a metal film, and a semiconductor element in this order.
  • the metal constituting the metal film is diffused mainly by stress migration.
  • the substrate and the semiconductor element are bonded via the metal film.
  • the coefficient of thermal expansion of the material constituting the substrate and / or the material constituting the semiconductor element is lower than the coefficient of thermal expansion of the metal constituting the metal film.
  • the joining by the metal film proceeds by an oxidation-reduction reaction on the surface before the joining.
  • the metal film is a single layer. In one embodiment, the metal film has a configuration in which a plurality of metal films are stacked.
  • the crystal state of the metal constituting the metal film is fine or columnar.
  • Another aspect of the bonded structure of the present invention includes a substrate, a first metal film, a thermal stress absorber, a second metal film, and a semiconductor element in this order. At least one of the metal constituting the first metal film and the metal constituting the second metal film is diffused by stress migration.
  • the substrate and the thermal stress absorber are bonded via the first metal film.
  • the semiconductor element and the thermal stress absorber are bonded via the second metal film.
  • the coefficient of thermal expansion of the material constituting the substrate is lower than the coefficient of thermal expansion of the metal constituting the first metal film, and the coefficient of thermal expansion of the material constituting the semiconductor element is the first coefficient. It is lower than the thermal expansion coefficient of the metal constituting the bimetallic film.
  • the coefficient of thermal expansion of the material constituting the thermal stress absorber is lower than the coefficient of thermal expansion of the metal constituting the first metal film and the coefficient of thermal expansion of the metal constituting the second metal film.
  • the crystal state of the metal constituting the first metal film and / or the metal constituting the second metal film is fine or columnar.
  • the material constituting the thermal stress absorber is silicon, carbon, niobium, molybdenum, or tungsten.
  • the thermal stress absorber has a through hole or a depression.
  • the material constituting the substrate or the material constituting the semiconductor element is silicon, carbon, niobium, molybdenum, or tungsten.
  • the joining by at least one of the first metal film and the second metal film proceeds by an oxidation-reduction reaction on the surface before the joining.
  • the manufacturing method of the joined structure of the present invention includes a metal film forming process, a laminate manufacturing process, and a joining process.
  • the metal film forming step at least one of a metal film formation on the substrate surface and a metal film formation on the semiconductor element surface is performed.
  • the laminate manufacturing process the metal film formed on the substrate surface is in contact with the metal film formed on the semiconductor element surface, or the metal film formed on the substrate surface or the semiconductor element surface is formed.
  • a laminated body is manufactured by stacking the substrate and the semiconductor element so as to face each other with the formed metal film interposed therebetween.
  • the bonding step the laminate is heated to diffuse the metal constituting the metal film formed on the substrate surface and / or the metal constituting the metal film formed on the semiconductor element surface by stress migration, and And the semiconductor element are bonded together.
  • the joining step is performed at a temperature of 100 ° C. or higher and 400 ° C. or lower.
  • a metal film is formed on the substrate surface and a metal film is formed on the semiconductor element surface.
  • a thermal stress absorbing material is laminated between the metal film formed on the substrate surface and the metal film formed on the semiconductor element surface.
  • FIG. 1 It is a figure showing the section of the joined structure concerning a first embodiment of the present invention. It is a SEM photograph which shows the crystal growth in stress migration. It is a figure which shows the cross section of the joining structure body which concerns on this embodiment. It is a figure which shows the cross section of the joining structure body which concerns on 2nd embodiment of this invention. It is a figure which shows an example of a thermal stress absorber. It is a figure which shows another aspect of a thermal-stress absorber. It is a figure which shows another aspect of a thermal-stress absorber.
  • (A) is the figure which showed the cross section of the silver film in which stress migration generate
  • (b) is the elements on larger scale of (a)
  • (c) is the schematic diagram for demonstrating the stress migration of a metal It is. It is a schematic diagram for demonstrating joining by the stress migration of a metal.
  • 3 is a SEM photograph of a cross section of a bonded structure in Example 2.
  • the joint structure (first joint structure) according to the first embodiment of the present invention includes a substrate, a metal film, and a semiconductor element in this order.
  • the metal composing the metal film is diffused by stress migration, so that the substrate and the semiconductor element are bonded via the metal film.
  • Bonding is achieved by stress migration that occurs inside the metal film.
  • stress migration when a material having a different coefficient of thermal expansion is brought into contact with heat, a stress gradient is generated inside the material due to a difference in coefficient of thermal expansion due to a temperature change, and this gradient causes defects (for example, This is a phenomenon in which voids or cracks) occur. That is, stress migration is a cause of defects when a plurality of types of materials are used, and is one of the causes of failure of semiconductor devices.
  • a good bonded state is maintained by intentionally adopting stress migration that is a cause of defects.
  • stress migration occurs due to this gradient, and the metal (metal element) diffuses so as to overflow.
  • the diffused metal fills and integrates the voids at the interface caused by irregularities on the surface of the substrate or the surface of the semiconductor element, and favorably bonds the substrate and the semiconductor element.
  • the occurrence of stress migration can be confirmed by photographing the bonded cross section with an apparatus such as an SEM (scanning electron microscope).
  • the growth of the bonding necking can be promoted by forming nanoparticles or an amorphous nanostructure by a surface reaction in the bonding atmosphere.
  • the substrate and the semiconductor element are bonded using the stress migration of the metal film. Since the temperature at which stress migration occurs is lower than the sintering temperature, in this embodiment, it is possible to obtain a bonded structure that can be bonded satisfactorily even in a low temperature environment. Therefore, even if either the heat resistance of the substrate or the heat resistance of the semiconductor element is low, both can be satisfactorily bonded. In addition, since a large-scale apparatus such as a heating furnace is not required, bonding can be performed by a simple process, and cost reduction can be realized. Furthermore, since bonding at low temperature and low pressure is possible, it is possible to use inexpensive and versatile metals such as copper.
  • the first bonded structure 100 will be described with reference to FIG.
  • the substrate 110 and the semiconductor element 130 are bonded via the metal film 120.
  • a stress gradient is generated inside the metal film 120, and the metal film is diffused to maintain a bonded state.
  • the stress migration may be generated at least one of the interface between the substrate 110 and the metal film 120 and the interface between the metal film 120 and the semiconductor element 130.
  • the substrate 110, the metal film 120, and the semiconductor element 130 constituting the first bonded structure 100 will be described.
  • the material constituting the substrate 110 is, for example, glass, silica glass, silicon, silicon carbide, gallium nitride, gallium nitride formed on silicon, silicon nitride, aluminum nitride, or alumina, carbon, tungsten, niobium, Molybdenum, titanium, an ion bar alloy (an alloy containing iron, nickel, manganese and carbon as constituent components) or a kovar alloy (an alloy containing iron, nickel, cobalt, manganese and silicon as constituent components).
  • the coefficient of thermal expansion (linear expansion coefficient) (unit: 1 / K) of the material constituting the substrate 110 is the coefficient of thermal expansion (linear expansion coefficient) of the metal constituting the metal film 120 in order to improve bonding by stress migration. ) Is preferred.
  • the ratio of the thermal expansion coefficient of the metal constituting the metal film 120 to the thermal expansion coefficient of the material constituting the substrate 110 (thermal expansion coefficient of the metal constituting the metal film 120 / thermal expansion coefficient of the material constituting the substrate 110).
  • the coefficient of thermal expansion of the material constituting the substrate 110 is, for example, 0.1 ⁇ 10 ⁇ 6 or more and less than 10.0 ⁇ 10 ⁇ 6 .
  • the metal constituting the metal film 120 is, for example, copper, silver, zinc, gold, palladium, aluminum, nickel, cobalt, or iron.
  • the metal constituting the metal film 120 is preferably copper, silver, zinc, aluminum, cobalt, or nickel in order to have a thermal expansion coefficient that is excellent in versatility and cost performance and can easily generate stress migration.
  • the metal film 120 may have a configuration in which a plurality of metal films are stacked.
  • each of the metals constituting the plurality of metal films may be the same type of metal or a different type of metal.
  • the bonding proceeds so that the metal diffused by the stress migration fills the unevenness of the surface of the substrate 110, the surface of the metal film 120, or the surface of the semiconductor element 130.
  • the thickness of the metal film 120 is preferably 0.5 ⁇ m or more and 30.0 ⁇ m or less in order to have excellent bonding strength and easily generate stress migration.
  • the coefficient of thermal expansion (linear expansion coefficient) of the metal that forms the metal film 120 is preferably higher than the coefficient of thermal expansion (linear expansion coefficient) of the material that forms the substrate 110.
  • the ratio of the thermal expansion coefficient of the metal constituting the metal film 120 to the thermal expansion coefficient of the material constituting the substrate 110 is preferably 2 or more.
  • the coefficient of thermal expansion of the metal constituting the metal film 120 is, for example, 10.0 ⁇ 10 ⁇ 6 or more.
  • the crystal state of the metal constituting the metal film 120 is preferably fine (specifically, a fine crystal state having a submicron unit) or a columnar crystal.
  • the crystal state is a columnar crystal
  • the metal constituting the metal film diffuses along the surface or the grain boundary, so stress migration occurs more easily than a metal with an equiaxed crystal with a coarse crystal state. Therefore, the bonding state becomes good.
  • FIG. 2A shows a state after a metal film (silver film) composed of silver is formed on the surface of a substrate composed of silicon, and stress migration is developed by heating at a temperature of 250 ° C. It is the photographed SEM photograph.
  • FIG. 2B is an enlarged view of FIG.
  • FIG. 2C is an SEM photograph obtained by photographing the cross section of FIG.
  • stress migration is caused by heating, silver grows on the surface of the silver film, and is in a state of being swelled in a granular form so as to overflow. I can confirm that.
  • the raised metal for example, silver
  • the raised metal diffuses by utilizing the occurrence of stress migration of the metal, and unevenness existing on the surface of the substrate 110, the metal film 120, or the surface of the semiconductor element 130 is formed. By filling, a good bonding state can be maintained.
  • a suitable combination of the metal forming the metal film 120 and the material forming the substrate 110 effectively generates stress migration and creates a bonded state.
  • metal film 120 / substrate 110 for example, silver / silicon, silver / carbon, silver / molybdenum, silver / tungsten, copper / silicon, copper / carbon, copper / molybdenum, or copper / tungsten.
  • semiconductor element 130 Examples of the material constituting the semiconductor element 130 include those exemplified above as the material constituting the substrate 110.
  • the thermal expansion coefficient (linear expansion coefficient) of the material composing the semiconductor element 130 is lower than the thermal expansion coefficient (linear expansion coefficient) of the metal composing the metal film 120 in order to improve bonding by stress migration.
  • the ratio of the thermal expansion coefficient of the material constituting the metal film 120 to the thermal expansion coefficient of the material constituting the semiconductor element 130 (the thermal expansion coefficient of the metal constituting the metal film / the thermal expansion coefficient of the material constituting the semiconductor element). Is preferably 2.0 or more.
  • the coefficient of thermal expansion of the material constituting the semiconductor element 130 is 0.1 ⁇ 10 ⁇ 6 or more and less than 10.0 ⁇ 10 ⁇ 6 .
  • a suitable combination of the metal forming the metal film 120 and the material forming the semiconductor element 130 effectively generates stress migration and bonds.
  • metal film 120 / semiconductor element 130 effectively generates stress migration and bonds.
  • silver / gallium nitride, silver / silicon carbide /, copper / gallium nitride, or copper / silicon carbide for example, silver / gallium nitride, silver / silicon carbide /, copper / gallium nitride, or copper / silicon carbide.
  • the thermal expansion coefficient refers to the linear expansion coefficient
  • the unit of the thermal expansion coefficient is “1 / K”.
  • the metal constituting the metal film 120 is not oxidized. This is because even if a stress gradient is developed inside the metal film 120, diffusion bonding is insufficient for the oxidized metal, which is a main cause of bonding failure.
  • the joining is preferably performed under conditions (temperature, atmosphere, or presence of a solvent) that promote a redox reaction on the surface of the metal.
  • an adhesive layer may be formed between the substrate 110 and the metal film 120 or between the semiconductor element 130 and the metal film 120 as necessary.
  • the adhesive layer is formed for the purpose of strengthening the bonding between the substrate 110 and the metal film 120 or the bonding between the semiconductor element 130 and the metal film 120.
  • the material constituting the adhesive layer is, for example, titanium.
  • the thickness of the adhesive layer is, for example, not less than 0.01 ⁇ m and not more than 0.05 ⁇ m.
  • each of the substrate 110 and the semiconductor element 130 does not necessarily have a flat plate shape, and at least one of them may have flexibility. Alternatively, at least one of the substrate 110 and the semiconductor element 130 may have a curved surface shape.
  • the metal film 120 may be separated, and the semiconductor element 130 may be mounted on the substrate 110 as a flip chip.
  • FIG. 3 shows a schematic diagram of the bonded structure 100 of the present embodiment.
  • the metal film 120 joins the substrate 110 and the semiconductor element 130 in a state of being separated into a plurality.
  • the metal film 120 may be arranged along a straight line by a predetermined distance. Or the metal film 120 may be arrange
  • the metal film 120 may have a laminated structure.
  • a laminated structure of titanium, copper, titanium, and silver is formed on the substrate 110, while a laminated structure of titanium, copper, titanium, and silver is formed on the semiconductor element 130, and then each laminated structure is formed.
  • a bonded structure 100 may be manufactured by manufacturing a stacked body in which the semiconductor element 130 is stacked on the substrate 110 so that the silver layers are in contact with each other.
  • the second bonded structure 200 includes a substrate 210, a first metal film 220, a thermal stress absorber 230, a second metal film 240, and a semiconductor element 250 in this order.
  • the metal constituting the first metal film 220 is diffused by stress migration, and the substrate 210 and the thermal stress absorber 230 are bonded via the first metal film 220.
  • the metal constituting the second metal film 240 is diffused by stress migration, and the semiconductor element 250 and the thermal stress absorbing material 230 are joined via the second metal film 240.
  • the substrate 210, the first metal film 220, the second metal film 240, the thermal stress absorber 230, and the semiconductor element 250 in the second bonded structure 200 will be described.
  • the material constituting the substrate 210 is, for example, glass, silica glass, silicon, silicon carbide, gallium nitride, gallium nitride formed on silicon, carbon, silicon nitride, aluminum nitride, or alumina, tungsten, niobium, Molybdenum, titanium, an ion bar alloy (an alloy containing iron, nickel, manganese and carbon as constituent components) or a kovar alloy (an alloy containing iron, nickel, cobalt, manganese and silicon as constituent components).
  • the coefficient of thermal expansion (linear expansion coefficient) of the material constituting the substrate 210 (unit: 1 / K) is the coefficient of thermal expansion (linear) of the metal constituting the first metal film 220 in order to improve bonding by stress migration. Is preferably lower than the expansion coefficient.
  • the ratio of the thermal expansion coefficient of the metal composing the first metal film 220 to the thermal expansion coefficient of the material composing the substrate 210 (the thermal expansion coefficient of the metal composing the first metal film 220 / the material composing the substrate 210).
  • the coefficient of thermal expansion is preferably 2 or more.
  • the coefficient of thermal expansion of the material constituting the substrate 210 is, for example, 0.1 ⁇ 10 ⁇ 6 or more and less than 10.0 ⁇ 10 ⁇ 6 .
  • the metal constituting the first metal film 220 is, for example, copper, silver, zinc, gold, palladium, aluminum, nickel, cobalt, or iron. Copper, silver, zinc, aluminum, cobalt, or nickel is preferable because it has excellent versatility and cost performance and has a coefficient of thermal expansion that can easily generate stress migration.
  • the first metal film 220 may have a configuration in which a plurality of metal films are stacked.
  • each of the metals constituting the plurality of first metal films 220 may be the same type of metal or a different type of metal.
  • the bonding proceeds so that the metal diffused by the stress migration fills the unevenness of the surface of the substrate 210 or the surface of the thermal stress absorber 230.
  • the thickness of the first metal film 220 is preferably 0.5 ⁇ m or more and 30.0 ⁇ m or less in order to have excellent bonding strength and easily generate stress migration.
  • the coefficient of thermal expansion (linear expansion coefficient) of the metal constituting the first metal film 220 is preferably higher than the coefficient of thermal expansion (linear expansion coefficient) of the material constituting the substrate 210.
  • the ratio of the thermal expansion coefficient of the metal composing the first metal film 220 to the thermal expansion coefficient of the material composing the substrate 210 (the thermal expansion coefficient of the metal composing the first metal film 220 / the material composing the substrate 210).
  • the coefficient of thermal expansion is preferably 2 or more.
  • the coefficient of thermal expansion of the metal constituting the first metal film 220 is, for example, 10.0 ⁇ 10 ⁇ 6 or more.
  • the crystal state of the metal constituting the first metal film 220 is preferably fine (specifically, a fine crystal state having a submicron unit) or a columnar crystal.
  • the crystal state is a columnar crystal
  • the metal constituting the first metal film 220 diffuses along the surface or the crystal grain boundary, so that stress is more easily compared with a metal having a coarse equiaxed crystal state. Since migration can be generated, the bonding state is improved.
  • a suitable combination of the metal constituting the first metal film 220 and the material constituting the substrate 210 effectively generates stress migration.
  • first metal film 220 / substrate 210 a suitable combination of the metal constituting the first metal film 220 and the material constituting the substrate 210 (first metal film 220 / substrate 210) effectively generates stress migration.
  • silver / silicon, silver / carbon, silver / molybdenum, silver / tungsten, copper / silicon, copper / carbon, copper / molybdenum, or copper / tungsten is used.
  • the metal constituting the second metal film 240 is, for example, copper, silver, zinc, gold, palladium, aluminum, nickel, cobalt, or iron. Copper, silver, zinc, aluminum, cobalt, or nickel is preferable because it has excellent versatility and cost performance and has a coefficient of thermal expansion that can easily generate stress migration.
  • the second metal film 240 may have a configuration in which a plurality of metal films are stacked.
  • each of the metals constituting the plurality of second metal films 240 may be the same type of metal or a different type of metal. There may be.
  • the bonding proceeds so that the metal diffused by the stress migration fills the unevenness of the surface of the semiconductor element 250 or the surface of the thermal stress absorber 230.
  • the thickness of the second metal film 240 is preferably 0.5 ⁇ m or more and 30.0 ⁇ m or less in order to have excellent bonding strength and easily generate stress migration.
  • the thermal expansion coefficient (linear expansion coefficient) of the metal constituting the second metal film 240 is preferably higher than the thermal expansion coefficient (linear expansion coefficient) of the material constituting the semiconductor element 250.
  • the ratio of the coefficient of thermal expansion of the metal constituting the second metal film 240 to the coefficient of thermal expansion of the material constituting the semiconductor element 250 (the coefficient of thermal expansion of the metal constituting the second metal film 240 / the structure of the semiconductor element 250).
  • the thermal expansion coefficient of the material is preferably 2 or more.
  • the coefficient of thermal expansion of the metal constituting the second metal film 240 is, for example, 10.0 ⁇ 10 ⁇ 6 or more.
  • the crystal state of the metal constituting the second metal film 240 is preferably fine (specifically, a fine crystal state having a submicron unit) or a columnar crystal.
  • the metal constituting the second metal film 240 diffuses along the surface or the grain boundary, so that stress is more easily compared with a metal having a coarse equiaxed crystal. Since migration can be generated, the bonding state is improved.
  • semiconductor element 250 examples of the material constituting the semiconductor element 250 include those exemplified above as the material constituting the substrate 210.
  • the thermal expansion coefficient (linear expansion coefficient) of the material constituting the semiconductor element 250 is lower than the thermal expansion coefficient (linear expansion coefficient) of the metal constituting the second metal film 240 in order to improve the bonding by stress migration. It is preferable. In particular, the ratio of the coefficient of thermal expansion of the material constituting the second metal film 240 to the coefficient of thermal expansion of the material constituting the semiconductor element 250 (the coefficient of thermal expansion of the metal constituting the second metal film 240 / the structure of the semiconductor element 250).
  • the thermal expansion coefficient of the material is preferably 2.0 or more. Specifically, the coefficient of thermal expansion of the material constituting the semiconductor element 250 is 0.1 ⁇ 10 ⁇ 6 or more and less than 10.0 ⁇ 10 ⁇ 6 .
  • a suitable combination of the metal constituting the second metal film 240 and the material constituting the semiconductor element 250 effectively performs stress migration.
  • silver / gallium nitride, silver / silicon carbide, copper / gallium nitride, or copper / silicon carbide is used to improve the bonding state.
  • thermal stress absorber By providing the thermal stress absorbing material 230, it is possible to suppress thermal shock during heating and to develop good stress migration.
  • the material constituting the thermal stress absorber 230 include the same materials as those constituting the substrate 210 or the semiconductor element 250.
  • silicon, molybdenum, tungsten, graphite, silicon carbide, silicon nitride, aluminum nitride, alumina, or Invar alloy As a material constituting the thermal stress absorber 230. preferable.
  • the coefficient of thermal expansion (linear expansion coefficient) of the material constituting the thermal stress absorber 230 is the heat of the metal constituting the first metal film 220 in order to express stress migration more effectively and achieve good bonding.
  • the coefficient of expansion and the coefficient of thermal expansion of the metal constituting the second metal film 240 are preferably lower.
  • the coefficient of thermal expansion of the material constituting the thermal stress absorber 230 is 0.1 ⁇ 10 ⁇ 6 or more and less than 10.0 ⁇ 10 ⁇ 6 .
  • the thermal stress absorber 230 is covered with a metal film. By doing so, stress migration can be expressed more effectively and good bonding can be performed.
  • covering the surface of the thermal stress absorber 230 the thing similar to the metal which comprises the 1st metal film 220, or the metal which comprises the 2nd metal film 240 is mentioned, for example. .
  • the thermal stress absorber 230 has a through hole or a depression. By doing so, a metal is introduced into the through hole or the depression, and the stress gradient between the metal and the thermal stress absorber 230 becomes more prominent. As a result, the metal diffuses so as to overflow from the through-hole or the depression, and stress migration can be expressed more effectively and a good bonded state can be obtained.
  • the thermal stress absorber 230 has a rectangular parallelepiped shape, and the through holes 260 may be arranged at equal intervals as shown in FIG. Specifically, the through holes 260 having a diameter of about 0.2 mm may be arranged at equal intervals of about 5 mm. Or although not shown in figure, the through-hole 260 may be arrange
  • a plurality of grooves 270 may be arranged in parallel at equal intervals as depressions.
  • the depression may be one that has been depressed into a circle.
  • the through-holes 260 may be formed by annular members 280 arranged at equal intervals as shown in FIG. 7, or may be formed by annular members arranged at random, although not shown. .
  • each of the substrate 210, the thermal stress absorber 230, and the semiconductor element 250 does not necessarily have a flat plate shape, and any of them may have flexibility. Alternatively, any of the substrate 210, the thermal stress absorber 230, and the semiconductor element 250 may have a curved surface shape.
  • the manufacturing method of the bonded structure according to the present embodiment includes a metal film forming process, a laminate manufacturing process, and a bonding process.
  • the metal film forming step is a step of forming a metal film on the substrate surface or forming a metal film on the semiconductor element surface.
  • a technique such as sputtering, plating, or vapor deposition can be used.
  • the metal film can be formed a plurality of times.
  • a metal film may be formed on either the substrate surface or the semiconductor element surface.
  • the manufactured joint structure includes a metal film having a configuration in which a plurality of (that is, two or more layers) metal films are stacked.
  • the method of sputtering treatment is not particularly limited, and for example, RF (high frequency) sputtering and DC (direct current) sputtering can be employed.
  • the plating method is not particularly limited, and for example, electrolytic plating or electroless plating can be employed.
  • the vapor deposition method is not particularly limited, and for example, vacuum vapor deposition using resistance heating can be employed.
  • An adhesive layer may be provided by an appropriate method between the substrate and the metal film or between the semiconductor element and the metal film as necessary.
  • the material constituting the adhesive layer include titanium, tungsten, chromium, hafnium, and nitrides thereof (for example, titanium nitride and hafnium nitride).
  • the metal film formed on the substrate surface and the metal film formed on the semiconductor element surface are in contact with each other in the laminate manufacturing process.
  • the manufactured bonded structure includes a metal film having a configuration in which a plurality of metal films are stacked.
  • the laminate manufacturing process includes a metal film formed on the substrate surface or a metal film formed on the semiconductor element surface.
  • the substrate and the semiconductor element are stacked to produce a laminate.
  • the manufactured joint structure includes a single-layer metal film.
  • a metal film is formed on the substrate surface and a metal film is formed on the semiconductor element surface in the metal film forming step.
  • a thermal stress absorbing material is laminated between the metal film formed on the substrate surface and the metal film formed on the semiconductor element surface.
  • a thermal stress absorber When using a thermal stress absorber whose surface is coated with a metal film, first, in the metal film formation step, a metal film is formed on the substrate surface or a metal film is formed on the semiconductor element surface. In addition, a thermal stress absorbing material is laminated between the metal film formed on the substrate surface and the semiconductor element, or between the substrate and the metal film formed on the semiconductor element surface. A metal film may be formed in advance on at least one of both surfaces of the thermal stress absorber.
  • the bonding process In the bonding process, the laminate obtained in the laminate production process is heated, and the metal constituting the metal film formed on the substrate surface and / or the metal constituting the metal film formed on the semiconductor element surface is subjected to stress migration. In this step, the space between the interface between the substrate and the semiconductor element is filled with a metal by diffusion, and both are bonded.
  • the temperature for heating the laminate is preferably 100 ° C. or higher and 400 ° C. or lower. Furthermore, it is desirable that it is 150 degreeC or more and 300 degrees C or less. Since the manufacturing method of the present embodiment performs bonding using metal diffusion due to stress migration, it can be bonded well even when heated at a low temperature of 400 ° C. or lower. When bonding is performed at a temperature exceeding 400 ° C., the substrate or the semiconductor element may be damaged by heat or a void may be generated in the vicinity of the bonding portion between the two. Moreover, since the manufacturing method of this embodiment performs joining using the diffusion of the metal by stress migration, the pressure at the time of performing a joining process can be reduced. Specifically, the pressure can be reduced to no pressure or a pressure of 1 MPa or less.
  • the atmosphere at the time of performing the joining process may be in the air or in a vacuum.
  • it may be an inert gas or reducing (eg, argon, nitrogen, hydrogen, or formic acid) atmosphere.
  • the metal film When the metal film is composed of a metal that easily oxidizes, an oxide film may be formed on the surface of the metal film. If the oxide film exists, the metal may not be diffused well. Therefore, in the bonding process, heating is performed in a vacuum or in an inert gas atmosphere, or the oxide film is removed using a reducing solvent. It is preferable to carry out heating. In order to remove the oxide film, for example, a method of heating the stacked body in an atmosphere of hydrogen or formic acid (gas) can be used.
  • FIG. 8A is a diagram showing a cross section of a silver film in which stress migration occurs
  • FIG. 8B is an enlarged view of region B in FIG. 8A
  • FIG. It is a schematic diagram for demonstrating the stress migration.
  • nano-sized particles are moving from the inside of the silver film along the oxide layer toward the normal direction of the surface, and these nano-sized particles are subjected to stress migration. It seems to be closely related to
  • FIG. 9 is a schematic diagram for explaining joining by stress migration of metal.
  • the metal immediately after the start of the bonding, the metal swells in a granular form so as to overflow from the inside of each of the two metal films, and comes into contact with each other to form a bonding necking. Since the energy of the contact area is relatively high, the metal nanoparticles generated by the surface reaction move from the inside of each of the two metal films toward the contact area, and the depression of the junction necking is filled. As a result, it is considered that the raised area expands in the horizontal direction, and finally the two metal films are bonded.
  • Example 1 Metal film forming process
  • a silicon wafer size: 6 mm ⁇ 6 mm ⁇ 0.5 mm
  • An adhesive layer (thickness: 0.04 ⁇ m) was formed on one surface of silicon by sputtering titanium. Copper was vapor-deposited on the surface of the adhesive layer made of titanium (deposition rate: 30 nm / min) to form a metal film (copper film) (thickness: 1.0 ⁇ m) on the substrate surface.
  • a silicon wafer (size: 3 mm ⁇ 3 mm ⁇ 0.5 mm) as a semiconductor element was prepared. Titanium was sputtered on one surface of the silicon wafer to form an adhesive layer (thickness: 0.04 ⁇ m). Copper was deposited on the surface of the adhesive layer made of titanium (deposition rate: 30 nm / min) to form a metal film (copper film) (thickness: 1.0 ⁇ m) on the surface of the semiconductor element.
  • Vapor deposition in the metal film forming step was performed by flowing argon under an environment with a pressure of 5.0 ⁇ 10 ⁇ 3 Pa.
  • the obtained laminate was fixed so as not to move, and heated at 250 ° C. for 60 minutes. Due to the heating, a stress gradient was generated in each of the metal film formed on the substrate surface and the metal film formed on the semiconductor element surface, and the metal was diffused due to the occurrence of stress migration. These metal films were integrated at the interface of the diffused metal, and two silicon wafers were bonded to obtain a bonded structure of Example 1.
  • the joining step was performed in a formic acid (gas) atmosphere. When the cross section of the joining structure of Example 1 was photographed using SEM, it was confirmed that the occurrence of joining defects (for example, voids or cracks) was suppressed and the joining was favorably performed.
  • Example 2 Except for using silver instead of copper as the metal constituting the metal film formed on the substrate surface and the semiconductor element surface, the same operation as in Example 1 was performed to obtain a bonded structure of Example 2. .
  • the cross section of the joint structure of Example 2 was photographed using an SEM, it was confirmed that the occurrence of joint defects was suppressed and the joint was satisfactorily joined.
  • Example 3 A joined structure of Example 3 was obtained by performing substantially the same operation as in Example 1 except that silver was used instead of copper as the metal constituting the metal film formed on the surface of the semiconductor element. When the cross section of the joining structure of Example 3 was photographed using an SEM, it was confirmed that the occurrence of joining defects was suppressed and the joining was satisfactorily performed.
  • Example 4 In the laminated body manufacturing process, except that a thermal stress absorbing material whose entire surface was coated with a silver film was laminated between the metal film formed on the substrate surface and the metal film formed on the semiconductor element surface.
  • a joined structure of Example 4 was obtained in the same manner as in Example 2.
  • the thermal stress absorbing material was obtained by depositing silver with a thickness of 1.0 ⁇ m on the entire surface of a molybdenum plate (thickness: 50 ⁇ m). When the cross section of the joint structure of Example 4 was photographed using an SEM, it was confirmed that the occurrence of joint defects was suppressed and the joint was satisfactorily joined.
  • Example 1 A bonded structure was obtained by a method substantially similar to that of Example 2 except that a copper plate (size: 6 mm ⁇ 6 mm ⁇ 0.5 mm, 3 mm ⁇ 3 mm ⁇ 0.5 mm) was used as the substrate and the semiconductor element instead of the silicon wafer. Tried to get.
  • the thermal expansion coefficient of copper and the thermal expansion coefficient of silver are approximately the same (the thermal expansion coefficient of silver: 18.9 ⁇ 10 ⁇ 6 , the thermal expansion coefficient of copper: 16.8 ⁇ 10 ⁇ 6 ), Stress migration did not occur. Therefore, the substrate and the semiconductor element cannot be bonded well, and a bonded structure cannot be obtained.
  • FIG. 10 is a photograph of a cross section of the bonded structure of Example 2 taken using an SEM.
  • the bonded structure of Example 1 silver constituting the metal film formed on the substrate surface by stress migration and silver constituting the metal film formed on the semiconductor element surface are diffused.
  • a portion 160 in which these metal films are integrated is formed at the bonding interface 150.
  • substrate 110 and the semiconductor element 130 were favorably joined via the metal film 120 formed by integrating these metal films.
  • the joint structure according to the present invention is suitably used in semiconductor mounting.
  • First bonding structure 110 Substrate 120 Metal film 130 Semiconductor element 200 Second bonding structure 210 Substrate 220 Metal film 230 formed on the substrate surface 230 Thermal stress absorber 240 Metal film 250 formed on the semiconductor element surface Semiconductor Element 260 Through-hole 270 Groove 280 Toroidal member 140 Adhesive layer 150 Bonding interface 160 Part where metal film is integrated

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Pressure Welding/Diffusion-Bonding (AREA)
  • Die Bonding (AREA)

Abstract

　本発明の接合構造体（１００）は、基板（１１０）と、金属膜（１２０）と、半導体素子（１３０）とを備える。基板（１１０）、金属膜（１２０）、および、半導体素子（１３０）は、この順番に積層されている。前記金属膜（１２０）を構成する金属はストレスマイグレーションによって拡散したものであり、前記基板（１１０）と前記半導体素子（１３０）とが前記金属膜（１２０）を介して接合されている。

Description

接合構造体、及び接合構造体の製造方法
　本発明は、接合構造体、及び接合構造体の製造方法に関する。
　半導体素子を実装する工程において、半導体素子と基板とが接合材によって接合される。半導体素子としては、例えば、次世代パワー半導体素子（例えば、シリコンカーバイド半導体、又はガリウムナイトライド半導体）が用いられる。特許文献１には、接合材を介して半導体素子と基板とを積層し、加熱炉で焼結して接合する方法が開示されている。
特開２０１１－０７１３０１号公報
　しかし、半導体素子と基板とを高温下で高温はんだなどで接合すると、熱応力により半導体素子又は基板が破損したり、はんだ接合界面にボイドが生じたりする。
　本発明は上記の課題に鑑みてなされたものであり、その目的は、低温環境下であっても良好かつ容易に接合され得る接合構造体を提供することである。
　本発明の接合構造体は、基板と、金属膜と、半導体素子とをこの順に含む。前記金属膜を構成する金属は、主にストレスマイグレーションによって拡散している。前記基板と前記半導体素子とが前記金属膜を介して接合されている。
　ある実施形態においては、前記基板を構成する材質及び／又は前記半導体素子を構成する材質の熱膨張率が、前記金属膜を構成する金属の熱膨張率より低い。
　ある実施形態において、前記金属膜による前記接合は、前記接合の前の表面における酸化還元反応によって進行する。
　ある実施形態においては、前記金属膜が単層である。また、ある実施形態においては、前記金属膜が複数の金属膜が積層された構成を有する。
　ある実施形態においては、前記金属膜を構成する金属の結晶状態が微細であるか柱状晶である。
　本発明の接合構造体の別の態様は、基板と、第一金属膜と、熱応力吸収材と、第二金属膜と、半導体素子とをこの順に含む。前記第一金属膜を構成する金属及び前記第二金属膜を構成する金属の少なくとも一方はストレスマイグレーションによって拡散している。前記基板と前記熱応力吸収材とは前記第一金属膜を介して接合されている。前記半導体素子と前記熱応力吸収材とは前記第二金属膜を介して接合されている。
　ある実施形態においては、前記基板を構成する材質の熱膨張率が前記第一金属膜を構成する金属の熱膨張率よりも低く、かつ、前記半導体素子を構成する材質の熱膨張率が前記第二金属膜を構成する金属の熱膨張率より低い。
　ある実施形態においては、前記熱応力吸収材を構成する材質の熱膨張率が、前記第一金属膜を構成する金属の熱膨張率及び前記第二金属膜を構成する金属の熱膨張率より低い。
　ある実施形態においては、前記第一金属膜を構成する金属及び／又は前記第二金属膜を構成する金属の結晶状態が微細であるか柱状晶である。
　ある実施形態においては、前記熱応力吸収材を構成する材質が、シリコン、炭素、ニオブ、モリブデン、又はタングステンである。
　ある実施形態においては、前記熱応力吸収材が、貫通孔、又は窪みを有する。
　ある実施形態においては、前記基板を構成する材質又は前記半導体素子を構成する材質が、シリコン、炭素、ニオブ、モリブデン、又はタングステンである。
　ある実施形態において、前記第一金属膜および前記第二金属膜のうちの少なくとも一方による前記接合は、前記接合の前の表面における酸化還元反応によって進行する。
　本発明の接合構造体の製造方法は、金属膜形成工程と、積層体製造工程と、接合工程とを含む。金属膜形成工程は、基板表面への金属膜の形成、及び半導体素子表面への金属膜の形成のうち、少なくとも一方を行う。積層体製造工程は、前記基板表面に形成された金属膜と前記半導体素子表面に形成された金属膜とが接触するように、又は、前記基板表面に形成された金属膜若しくは前記半導体素子表面に形成された金属膜を介するように、前記基板と前記半導体素子とを対向して重ねて積層体を製造する。接合工程は、前記積層体を加熱し、前記基板表面に形成された金属膜を構成する金属及び／又は前記半導体素子表面に形成された金属膜を構成する金属をストレスマイグレーションによって拡散させ、前記基板と前記半導体素子とを接合する。
　ある実施形態においては、前記接合工程を１００℃以上４００℃以下の温度で実行する。
　ある実施形態においては、前記金属膜形成工程において、基板表面への金属膜の形成、及び半導体素子表面への金属膜の形成を行う。次いで、前記積層体製造工程において、前記基板表面に形成された金属膜と、前記半導体素子表面に形成された金属膜との間に熱応力吸収材を積層させる。
　本発明によれば、低温環境下であっても、良好かつ容易に接合され得る接合構造体を提供できる。
本発明の第一の実施形態に係る接合構造体の断面を示す図である。 ストレスマイグレーションにおける結晶成長を示すＳＥＭ写真である。 本実施形態に係る接合構造体の断面を示す図である。 本発明の第二の実施形態に係る接合構造体の断面を示す図である。 熱応力吸収材の一例を示す図である。 熱応力吸収材の別の態様を示す図である。 熱応力吸収材の別の態様を示す図である。 （ａ）はストレスマイグレーションの発生した銀膜の断面を示した図であり、（ｂ）は（ａ）の一部拡大図であり、（ｃ）は金属のストレスマイグレーションを説明するための模式図である。 金属のストレスマイグレーションによる接合を説明するための模式図である。 実施例２の接合構造体断面のＳＥＭ写真である。
　以下、本発明の実施形態について詳細に説明する。本発明は、以下の実施形態に何ら限定されるものではなく、本発明の目的の範囲内で、適宜変更を加えて実施できる。なお、説明が重複する箇所については、適宜説明を省略する場合があるが、発明の要旨を限定するものではない。
［第一の実施形態（第一の接合構造体）］
　本発明の第一の実施形態に係る接合構造体（第一の接合構造体）は、基板と、金属膜と、半導体素子とを、この順に含む。金属膜を構成する金属がストレスマイグレーションによって拡散することにより、金属膜を介して基板と半導体素子とが接合されている。
　接合は、金属膜の内部で発生するストレスマイグレーションにより達成される。ストレスマイグレーションとは、異なる熱膨張率を有する材料を接触させて熱を付与した場合に、温度変化による熱膨張率の差から材料内部に応力勾配が生じ、この勾配に起因して欠陥（例えば、ボイド又はクラック）が生じる現象である。つまり、ストレスマイグレーションは、複数種類の材料を使用した場合の欠陥原因であり、半導体デバイスの故障原因の一つである。
　しかしながら、本実施形態の接合構造体においては、本来は欠陥原因であるストレスマイグレーションを敢えて採用することにより、良好な接合状態が維持されている。具体的には、熱膨張性の差が大きい２種類の材料を接触させて加熱すると、金属内部に応力勾配が発生する。この勾配によりストレスマイグレーションが生じて、金属（金属元素）が溢れ出すように拡散する。拡散した金属が、基板表面、又は半導体素子表面の凹凸に起因する界面の空隙を埋めて一体化させ、基板と半導体素子とを良好に接合する。なお、ストレスマイグレーションが発生したことは、接合断面をＳＥＭ（走査型電子顕微鏡）のような装置で撮影することで確認できる。また、接合部形成においては、接合雰囲気中の表面反応により、ナノ粒子やアモルファス状ナノ組織を形成させ、接合ネッキングの成長を促進させることもできる。
　従来から、基板と半導体素子とを接合するには、高温での熱処理を必要とする手法（例えば、焼結）を用いることが一般的である。しかし、本実施形態においては、上記のように、金属膜のストレスマイグレーションを用いて基板と半導体素子とを接合している。ストレスマイグレーションを発生させる温度は焼結温度より低いため、本実施形態においては、低温環境下であっても良好に接合可能な接合構造体を得ることができる。したがって、基板の耐熱性及び半導体素子の耐熱性の何れかが低い場合であっても、両者を良好に接合することができる。また、加熱炉などの大規模な装置を必要とすることがないので、簡易なプロセスで接合を行うことができ、低コスト化を実現できる。更に、低温かつ低圧での接合が可能であるため、銅のような安価で汎用性のある金属を利用することが可能である。
　以下、図１を参照して第一の接合構造体１００を説明する。図１に示すように、第一の接合構造体１００においては、基板１１０と半導体素子１３０とが、金属膜１２０を介して接合されている。金属膜１２０の内部では応力勾配が発生し、金属膜が拡散して接合状態が維持されている。
　ストレスマイグレーションは、基板１１０と金属膜１２０との界面、及び、金属膜１２０と半導体素子１３０との界面のうち、少なくとも何れか一方で発生していればよい。
　以下、第一の接合構造体１００を構成する基板１１０、金属膜１２０、及び半導体素子１３０について説明する。
（基板）
　基板１１０を構成する材質は、例えば、ガラス、シリカガラス、シリコン、シリコンカーバイド、ガリウムナイトライド、シリコン上に形成したガリウムナイトライド、シリコンナイトライド、アルミニウムナイトライド、又はアルミナ、炭素、タングステン、ニオブ、モリブデン、チタン、イオンバー合金（鉄、ニッケル、マンガン及び炭素を構成成分とする合金）、又はコバール合金（鉄、ニッケル、コバルト、マンガン及びシリコンを構成成分とする合金）である。
　基板１１０を構成する材質の熱膨張率（線膨張率）（単位：１／Ｋ）は、ストレスマイグレーションによる接合を良好にするために、金属膜１２０を構成する金属の熱膨張率（線膨張率）よりも低いことが好ましい。特に、基板１１０を構成する材質の熱膨張率に対する金属膜１２０を構成する金属の熱膨張率の比（金属膜１２０を構成する金属の熱膨張率／基板１１０を構成する材質の熱膨張率）が、２以上であることが好ましい。基板１１０を構成する材質の熱膨張率は、例えば、０．１×１０-6以上１０．０×１０-6未満である。
（金属膜）
　金属膜１２０を構成する金属は、例えば、銅、銀、亜鉛、金、パラジウム、アルミニウム、ニッケル、コバルト、又は鉄である。汎用性及びコストパフォーマンスに優れ、ストレスマイグレーションを容易に発生し得る熱膨張率を有するために、金属膜１２０を構成する金属は、銅、銀、亜鉛、アルミニウム、コバルト、又はニッケルが好ましい。
　金属膜１２０は、複数の金属膜が積層された構成を有していても良い。金属膜１２０が複数の金属膜が積層された構成を有する場合、複数の金属膜を構成する金属の各々は、同じ種類の金属であってもよいし、異なる種類の金属であってもよい。また、この場合は、ストレスマイグレーションによって拡散する金属が、基板１１０の表面、金属膜１２０の表面、又は半導体素子１３０の表面の凹凸を埋めるように接合が進行する。
　金属膜１２０の厚さは、接合強度に優れ、容易にストレスマイグレーションを発生するために、０．５μｍ以上３０．０μｍ以下であることが好ましい。
　上記のように、金属膜１２０を構成する金属の熱膨張率（線膨張率）は、基板１１０を構成する材質の熱膨張率（線膨張率）よりも高いことが好ましい。特に、基板１１０を構成する材質の熱膨張率に対する金属膜１２０を構成する金属の熱膨張率の比（金属膜１２０を構成する金属の熱膨張率／基板１１０を構成する材質の熱膨張率）が、２以上であることが好ましい。具体的には、金属膜１２０を構成する金属の熱膨張率は、例えば、１０．０×１０-6以上である。
　金属膜１２０を構成する金属の結晶状態は、微細であるか（具体的には、サブミクロンを単位とする程度の微細結晶状態）、又は柱状晶であることが好ましい。結晶状態が柱状晶であると、金属膜を構成する金属が表面又は結晶粒界に沿って拡散するため、結晶状態が粗大な等軸晶である金属と比較すると、より容易にストレスマイグレーションを発生させることができるので、接合状態が良好となる。
　図２を参照し、金属のストレスマイグレーションの発生について更に述べる。図２（ａ）は、シリコンから構成された基板表面に銀から構成された金属膜（銀膜）を形成し、２５０℃の温度下で加熱することによりストレスマイグレーションを発現させた後の状態を撮影したＳＥＭ写真である。図２（ｂ）は図２（ａ）を拡大したものである。図２（ｃ）は図２（ｂ）の断面を撮影したＳＥＭ写真である。図２（ａ）、（ｂ）及び（ｃ）から明らかなように、加熱によりストレスマイグレーションが発現することにより、銀膜の表面において銀が成長し、溢れ出すように粒状に盛り上がった状態となることが確認できる。そして、本実施形態においては、金属のストレスマイグレーションの発生を活かして、盛り上がった金属（例えば、銀）が拡散し、基板１１０の表面、金属膜１２０、又は半導体素子１３０の表面に存在する凹凸を埋めることにより、良好な接合状態を維持することができる。
　第一の接合構造体１００において、金属膜１２０を構成する金属と基板１１０を構成する材質との好適な組み合わせ（金属膜１２０／基板１１０）は、効果的にストレスマイグレーションを発生させて接合状態を良好とするために、例えば、銀／シリコン、銀／炭素、銀／モリブデン、銀／タングステン、銅／シリコン、銅／炭素、銅／モリブデン、又は、銅／タングステンである。
（半導体素子）
　半導体素子１３０を構成する材質としては、例えば、基板１１０を構成する材質として上記に例示されたものが挙げられる。
　半導体素子１３０を構成する材質の熱膨張率（線膨張率）は、ストレスマイグレーションによる接合を良好にするために、金属膜１２０を構成する金属の熱膨張率（線膨張率）よりも低いことが好ましい。特に、半導体素子１３０を構成する材質の熱膨張率に対する金属膜１２０を構成する材質の熱膨張率の比（金属膜を構成する金属の熱膨張率／半導体素子を構成する材質の熱膨張率）が、２．０以上であることが好ましい。具体的には、半導体素子１３０を構成する材質の熱膨張率は、０．１×１０-6以上１０．０×１０-6未満である。
　第一の接合構造体１００において、金属膜１２０を構成する金属と半導体素子１３０を構成する材質との好適な組み合わせ（金属膜１２０／半導体素子１３０）は、効果的にストレスマイグレーションを発生させて接合状態を良好とするために、例えば、銀／ガリウムナイトライド、銀／シリコンカーバイド／、銅／ガリウムナイトライド、又は、銅／シリコンカーバイドである。
　以下、金属膜を構成する金属の熱膨張率、基板を構成する材質の熱膨張率、及び半導体素子を構成する材質の熱膨張率の一例を示す。なお、本明細書及び特許請求の範囲において、熱膨張率とは線膨張率をいい、熱膨張率の単位は「１／Ｋ」である。
金属膜を構成する金属の熱膨張率の一例
アルミニウム：２３．０×１０-6
鉄：１２．０×１０-6
コバルト：１３．０×１０-6
ニッケル：１２．８×１０-6
金：１４．３×１０-6
銅：１６．８×１０-6
亜鉛：３０．２×１０-6
銀：１８．９×１０-6
パラジウム：１１．８×１０-6
アルミナ：７．２×１０-6
基板を構成する材質、又は半導体素子を構成する材質の熱膨張率の一例
シリコン：２．６×１０-6
タングステン：４．３×１０-6
ニオブ：８．０×１０-6
モリブデン：４．９×１０-6
シリコンカーバイド：：３．７×１０-6
ガリウムナイトライド：３．０×１０-6
シリコンナイトライド：３．０×１０-6
アルミニウムナイトライド：５．０×１０-6
アルミナ：７．０×１０-6
グラファイト：０．１×１０-6～７．０×１０-6
チタン：１１×１０-6
インバー合金：１．２×１０-6
コバール合金：５．０×１０-6
　金属膜１２０の表面には、酸化膜が存在しないことが好ましい。つまり、金属膜１２０を構成する金属が酸化していないことが好ましい。なぜなら、金属膜１２０の内部で応力勾配を発現させたとしても、酸化が発生した金属では拡散接合が不十分となるため、接合不良の主要因となるからである。表面酸化を避けるために、還元雰囲気か真空雰囲気で接合処理を行うことも可能である。あるいは、接合は、金属の表面における酸化還元反応を促進する条件（温度、雰囲気または溶媒存在下）で行うことが好ましい。
　第一の接合構造体１００において、基板１１０と金属膜１２０との間、又は半導体素子１３０と金属膜１２０との間には、必要に応じて、接着層が形成されてもよい。接着層は、基板１１０と金属膜１２０との間の接合、又は半導体素子１３０と金属膜１２０との間の接合を強固とする目的で形成される。接着層を構成する材質は、例えばチタンである。接着層の厚さは、例えば、０．０１μｍ以上０．０５μｍ以下である。
　なお、基板１１０および半導体素子１３０のそれぞれは、必ずしも平板形状でなくてもよく、少なくとも一方は、フレキシブル性を有していてもよい。あるいは、基板１１０および半導体素子１３０のうちの少なくとも一方は、曲面形状を有していてもよい。
　また、金属膜１２０が分離しており、半導体素子１３０はフリップチップとして基板１１０に実装されてもよい。
　図３に、本実施形態の接合構造体１００の模式図を示す。金属膜１２０は、複数に分離された状態で基板１１０および半導体素子１３０を接合している。　
　また、金属膜１２０は直線状に沿って所定の間隔だけ離れて配置されていてもよい。あるいは、金属膜１２０は、マトリクス状に分離した状態で配置されてもよい。
　なお、金属膜１２０は、積層構造を有してもよい。例えば、基板１１０の上に、チタン、銅、チタンおよび銀の積層構造を形成する一方、半導体素子１３０の上に、チタン、銅、チタンおよび銀の積層構造を形成した上で、それぞれの積層構造の銀の層が接触するように基板１１０に半導体素子１３０を積層させた積層体を製造し、接合構造体１００を作製してもよい。
［第二の実施形態（第二の接合構造体）］
　図４を参照して、本実施形態の接合構造体の別の態様（第二の接合構造体）を説明する。図４に示すように、第二の接合構造体２００は、基板２１０と、第一金属膜２２０と、熱応力吸収材２３０と、第二金属膜２４０と、半導体素子２５０とを、この順に含む。第二の接合構造体においては、第一金属膜２２０を構成する金属がストレスマイグレーションによって拡散し、第一金属膜２２０を介して基板２１０と熱応力吸収材２３０とが接合している。更に、第二金属膜２４０を構成する金属がストレスマイグレーションによって拡散し、第二金属膜２４０を介して半導体素子２５０と熱応力吸収材２３０とが接合している。
　以下、第二の接合構造体２００における基板２１０、第一金属膜２２０、第二金属膜２４０、熱応力吸収材２３０、及び半導体素子２５０について説明する。
（基板）
　基板２１０を構成する材質は、例えば、ガラス、シリカガラス、シリコン、シリコンカーバイド、ガリウムナイトライド、シリコン上に形成したガリウムナイトライド、炭素、シリコンナイトライド、アルミニウムナイトライド、又はアルミナ、タングステン、ニオブ、モリブデン、チタン、イオンバー合金（鉄、ニッケル、マンガン及び炭素を構成成分とする合金）、又はコバール合金（鉄、ニッケル、コバルト、マンガン及びシリコンを構成成分とする合金）である。
　基板２１０を構成する材質の熱膨張率（線膨張率）（単位：１／Ｋ）は、ストレスマイグレーションによる接合を良好にするために、第一金属膜２２０を構成する金属の熱膨張率（線膨張率）よりも低いことが好ましい。特に、基板２１０を構成する材質の熱膨張率に対する第一金属膜２２０を構成する金属の熱膨張率の比（第一金属膜２２０を構成する金属の熱膨張率／基板２１０を構成する材質の熱膨張率）が、２以上であることが好ましい。基板２１０を構成する材質の熱膨張率は、例えば、０．１×１０-6以上１０．０×１０-6未満である。
（第一金属膜）
　第一金属膜２２０を構成する金属は、例えば、銅、銀、亜鉛、金、パラジウム、アルミニウム、ニッケル、コバルト、又は鉄である。汎用性及びコストパフォーマンスに優れ、ストレスマイグレーションを容易に発生し得る熱膨張率を有するために、銅、銀、亜鉛、アルミニウム、コバルト、又はニッケルが好ましい。
　第一金属膜２２０は、複数の金属膜が積層された構成を有していても良い。第一金属膜２２０が複数の金属膜が積層された構成を有する場合、複数の第一金属膜２２０を構成する金属の各々は、同じ種類の金属であってもよいし、異なる種類の金属であってもよいまた、この場合は、ストレスマイグレーションによって拡散する金属が、基板２１０の表面、又は熱応力吸収材２３０の表面の凹凸を埋めるように接合が進行する。
　第一金属膜２２０の厚さは、接合強度に優れ、容易にストレスマイグレーションを発生するために、０．５μｍ以上３０．０μｍ以下であることが好ましい。
　上記のように、第一金属膜２２０を構成する金属の熱膨張率（線膨張率）は、基板２１０を構成する材質の熱膨張率（線膨張率）よりも高いことが好ましい。特に、基板２１０を構成する材質の熱膨張率に対する第一金属膜２２０を構成する金属の熱膨張率の比（第一金属膜２２０を構成する金属の熱膨張率／基板２１０を構成する材質の熱膨張率）が、２以上であることが好ましい。具体的には、第一金属膜２２０を構成する金属の熱膨張率は、例えば、１０．０×１０-6以上である。
　第一金属膜２２０を構成する金属の結晶状態は、微細であるか（具体的には、サブミクロンを単位とする程度の微細結晶状態）、又は柱状晶であることが好ましい。結晶状態が柱状晶であると、第一金属膜２２０を構成する金属が表面又は結晶粒界に沿って拡散するため、結晶状態が粗大な等軸晶である金属と比較すると、より容易にストレスマイグレーションを発生させることができるので、接合状態が良好となる。
　第二の接合構造体２００において、第一金属膜２２０を構成する金属と基板２１０を構成する材質との好適な組み合わせ（第一金属膜２２０／基板２１０）は、効果的にストレスマイグレーションを発生させて接合状態を良好とするために、例えば、銀／シリコン、銀／炭素、銀／モリブデン、銀／タングステン、銅／シリコン、銅／炭素、銅／モリブデン、又は、銅／タングステンである。
（第二金属膜）
　第二金属膜２４０を構成する金属は、例えば、銅、銀、亜鉛、金、パラジウム、アルミニウム、ニッケル、コバルト、又は鉄である。汎用性及びコストパフォーマンスに優れ、ストレスマイグレーションを容易に発生し得る熱膨張率を有するために、銅、銀、亜鉛、アルミニウム、コバルト、又はニッケルが好ましい。
　第二金属膜２４０は、複数の金属膜が積層された構成を有していても良い。第二金属膜２４０が複数の金属膜が積層された構成を有する場合、複数の第二金属膜２４０を構成する金属の各々は、同じ種類の金属であってもよいし、異なる種類の金属であってもよい。また、この場合は、ストレスマイグレーションによって拡散する金属が、半導体素子２５０の表面、又は熱応力吸収材２３０の表面の凹凸を埋めるように接合が進行する。
　第二金属膜２４０の厚さは、接合強度に優れ、容易にストレスマイグレーションを発生するために、０．５μｍ以上３０．０μｍ以下であることが好ましい。
　第二金属膜２４０を構成する金属の熱膨張率（線膨張率）は、半導体素子２５０を構成する材質の熱膨張率（線膨張率）よりも高いことが好ましい。特に、半導体素子２５０を構成する材質の熱膨張率に対する第二金属膜２４０を構成する金属の熱膨張率の比（第二金属膜２４０を構成する金属の熱膨張率／半導体素子２５０を構成する材質の熱膨張率）が、２以上であることが好ましい。具体的には、第二金属膜２４０を構成する金属の熱膨張率は、例えば、１０．０×１０-6以上である。
　第二金属膜２４０を構成する金属の結晶状態は、微細であるか（具体的には、サブミクロンを単位とする程度の微細結晶状態）、又は柱状晶であることが好ましい。結晶状態が柱状晶であると、第二金属膜２４０を構成する金属が表面又は結晶粒界に沿って拡散するため、結晶状態が粗大な等軸晶である金属と比較すると、より容易にストレスマイグレーションを発生させることができるので、接合状態が良好となる。
（半導体素子）
　半導体素子２５０を構成する材質としては、例えば、基板２１０を構成する材質として上記に例示されたものが挙げられる。
　半導体素子２５０を構成する材質の熱膨張率（線膨張率）は、ストレスマイグレーションによる接合を良好にするために、第二金属膜２４０を構成する金属の熱膨張率（線膨張率）よりも低いことが好ましい。特に、半導体素子２５０を構成する材質の熱膨張率に対する第二金属膜２４０を構成する材質の熱膨張率の比（第二金属膜２４０を構成する金属の熱膨張率／半導体素子２５０を構成する材質の熱膨張率）が、２．０以上であることが好ましい。具体的には、半導体素子２５０を構成する材質の熱膨張率は、０．１×１０-6以上１０．０×１０-6未満である。
　第二の接合構造体２００において、第二金属膜２４０を構成する金属と半導体素子２５０を構成する材質との好適な組み合わせ（第二金属膜２４０／半導体素子２５０）は、効果的にストレスマイグレーションを発生させて接合状態を良好とするために、例えば、銀／ガリウムナイトライド、銀／シリコンカーバイド、銅／ガリウムナイトライド、又は、銅／シリコンカーバイドである。
（熱応力吸収材）
　熱応力吸収材２３０を設けることにより、加熱時の熱衝撃を抑えることができ、良好なストレスマイグレーションを発現させることができる。熱応力吸収材２３０を構成する材質としては、例えば、上記の基板２１０を構成する材質、又は半導体素子２５０を構成する材質と同様のものが挙げられる。良好なストレスマイグレーションを発現させるために、熱応力吸収材２３０を構成する材質としては、シリコン、モリブデン、タングステン、グラファイト、シリコンカーバイド、シリコンナイトライド、アルミニウムナイトライド、アルミナ、又はインバー合金を用いることが好ましい。
　熱応力吸収材２３０を構成する材質の熱膨張率（線膨張率）は、ストレスマイグレーションをより効果的に発現させて、良好な接合を行うために、第一金属膜２２０を構成する金属の熱膨張率及び第二金属膜２４０を構成する金属の熱膨張率より低いことが好ましい。具体的には、熱応力吸収材２３０を構成する材質の熱膨張率は０．１×１０-6以上１０．０×１０-6未満である。
　熱応力吸収材２３０の表面の少なくとも一部が、金属膜で被覆されていることが好ましい。そうすることにより、ストレスマイグレーションをより効果的に発現させて、良好な接合を行うことができる。熱応力吸収材２３０の表面を被覆するための金属膜を構成する金属としては、例えば、第一金属膜２２０を構成する金属、又は第二金属膜２４０を構成する金属と同様のものが挙げられる。
　熱応力吸収材２３０は貫通孔、又は窪みを有することが好ましい。そうすることにより、貫通孔、又は窪みに金属が導入され、金属と熱応力吸収材２３０との間の応力勾配がより顕著になる。その結果、貫通孔、又は窪みから溢れ出すように金属が拡散し、ストレスマイグレーションをより効果的に発現させて、良好な接合状態とすることができる。
　図５～図７は熱応力吸収材２３０の形状の具体例を示す。例えば、熱応力吸収材２３０は直方体の形状を有しており、更に、貫通孔２６０が図５に示すように等間隔に配置されていてもよい。具体的には、０．２ｍｍ程度の直径を有する貫通孔２６０が、５ｍｍ程度の等間隔で配置されていてもよい。又は、図示されていないが、貫通孔２６０が、熱応力吸収材２３０にランダムに配置されていてもよい。
　熱応力吸収材２３０においては、図６に示すように、窪みとして、複数の溝２７０が等間隔で並列に配置されていてもよい。窪みとしては、図示されていないが、円形に陥没したものであってもよい。更にまた、貫通孔２６０が、図７に示すように等間隔に配置された円環状部材２８０により形成されるか、図示されていないが、ランダムに配置された円環状部材により形成されてもよい。
　なお、基板２１０、熱応力吸収材２３０および半導体素子２５０のそれぞれは、必ずしも平板形状でなくてもよく、それらのうちのいずれかは、フレキシブル性を有していてもよい。あるいは、基板２１０、熱応力吸収材２３０および半導体素子２５０のうちのいずれかは、曲面形状を有していてもよい。
　本実施形態の接合構造体（第一の接合構造体、第二の接合構造体）の製造方法について以下に述べる。本実施形態の接合構造体の製造方法は、金属膜形成工程と、積層体製造工程と、接合工程とを含む。
（金属膜形成工程）
　金属膜形成工程は、基板表面への金属膜の形成、又は半導体素子表面への金属膜の形成を行う工程である。基板表面、又は半導体素子の表面に金属膜を形成するには、例えば、スパッタリング処理、めっき、又は蒸着のような手法を用いることができる。金属膜の形成は、複数回行うことができる。
　また、金属膜形成工程においては、基板表面及び半導体素子表面の何れにも金属膜を形成してもよい。この場合、製造される接合構造体は、複数の（つまり、二層以上の）金属膜が積層された構成を有する金属膜を含むものとなる。
　スパッタリング処理の手法は特に限定されず、例えば、ＲＦ（高周波）スパッタリング、ＤＣ（直流）スパッタリングを採用することができる。
　めっき方法は特に限定されず、例えば、電解めっき、又は無電解めっきを採用することができる。
　蒸着方法は、特に限定されず、例えば、抵抗加熱を用いた真空蒸着を採用することができる。
　基板と金属膜との間、又は半導体素子と金属膜との間に、必要に応じて、適宜な方法で接着層を設けてもよい。接着層を構成する材質としては、例えば、チタン、タングステン、クロム、ハフニウム、または、それらの窒化物（例えば、チタンナイトライド、ハフニウムナイトライド）が挙げられる。
（積層体製造工程）
　金属膜形成工程において基板表面及び半導体素子表面の何れにも金属膜を形成した場合、積層体製造工程は、基板表面に形成された金属膜と半導体素子表面に形成された金属膜とが接触するように、基板と半導体素子とを重ねて積層体を製造する工程である。この場合、製造される接合構造体は、複数の金属膜が積層された構成を有する金属膜を含むものとなる。
　又は、金属膜形成工程において基板表面及び半導体素子表面のうち何れか一方に金属膜を形成した場合、積層体製造工程は、基板表面に形成された金属膜若しくは半導体素子表面に形成された金属膜を介するように、基板と半導体素子とを重ねて積層体を製造する工程である。この場合、製造される接合構造体は、単層の金属膜を含むものとなる。
　熱応力吸収材を含む接合構造体を製造する場合は、まず金属膜形成工程において、基板表面への金属膜の形成、及び半導体素子表面への金属膜の形成を行う。そのうえで、積層体製造工程において、基板表面に形成された金属膜と半導体素子表面に形成された金属膜との間に熱応力吸収材を積層させる。
　表面が金属膜で被覆されている熱応力吸収材を用いる場合は、まず金属膜形成工程において、基板表面への金属膜の形成、又は半導体素子表面への金属膜の形成を行う。そのうえで、基板表面に形成された金属膜と半導体素子との間、又は基板と半導体素子表面に形成された金属膜との間に、熱応力吸収材を積層させる。熱応力吸収材の両面のうちの少なくとも一方に、金属膜を予め形成してもよい。
（接合工程）
　接合工程は、積層体製造工程で得られた積層体を加熱し、基板表面に形成された金属膜を構成する金属及び／又は半導体素子表面に形成された金属膜を構成する金属をストレスマイグレーションによって拡散させることにより、基板と半導体素子との界面間の空間を金属で埋めて両者を接合する工程である。
　積層体を加熱する温度は、１００℃以上４００℃以下であることが好ましい。さらには、１５０℃以上３００℃以下であることが望ましい。本実施形態の製造方法は、ストレスマイグレーションによる金属の拡散を利用して接合を行うため、４００℃以下という低い温度で加熱しても、良好に接合することができる。４００℃を超える温度下で接合を行う場合、基板又は半導体素子が熱により破損したり、両者の接合部付近においてボイドが発生したりする場合があるため好ましくない。また、本実施形態の製造方法は、ストレスマイグレーションによる金属の拡散を利用して接合を行うため、接合工程を実行する際の圧力を低減することができる。具体的には、無加圧又は１ＭＰａ以下の圧力まで低減することができる。
　接合工程を実行する際の雰囲気は、大気中であってもよいし、真空中であってもよい。又は、不活性ガス若しくは還元（例えば、アルゴン、窒素、水素又はギ酸）雰囲気であってもよい。
　金属膜が容易に酸化する金属から構成される場合、金属膜の表面に酸化膜が形成されることがある。酸化膜が存在すると金属が良好に拡散されない場合があるため、接合工程において、真空中または不活性ガス雰囲気中にて加熱を行うか、又は、還元性のある溶媒を用いて酸化膜を除去しながら加熱を行うことが好ましい。酸化膜を除去するには、例えば、水素又はギ酸（気体）の雰囲気中で積層体を加熱する手法を用いることができる。
　なお、詳細は現在検討中であるが、ストレスマイグレーションによって金属膜の表面が隆起するとき、隆起部分の近傍に粒子間のネッキング形成を促進するようにナノ粒子が観察される。
　図８（ａ）はストレスマイグレーションの発生した銀膜の断面を示した図であり、図８（ｂ）は図８（ａ）の領域Ｂを拡大した図であり、図８（ｃ）は金属のストレスマイグレーションを説明するための模式図である。
　図８（ａ）および図８（ｂ）から明らかであるように、ストレスマイグレーションによって銀膜の表面が隆起した場合、隆起部分の近傍にナノ粒子が形成されている。なお、図８（ｂ）において矢印Ｄで示された銀膜の最表面の層は銀ナノ粒子と酸化層であり、酸化還元反応がナノ粒子を生成しながら進行して焼結を促進し、結果として接合を進行させると考えられる。
　現在のところ、図８（ｃ）に示すように、ナノサイズの粒子が銀膜の内部から酸化層に沿って表面の法線方向に向かって移動してきており、このナノサイズの粒子がストレスマイグレーションに密接に関連していると考えられる。
　図９は、金属のストレスマイグレーションによる接合を説明するための模式図である。図９に示すように、接合の開始直後に、２つの金属膜のそれぞれの内部から溢れ出すように金属が粒状に盛り上がって互いに接触し、接合ネッキングが形成される。接触した領域のエネルギーは比較的高いため、２つの金属膜のそれぞれの内部から接触した領域に向かって表面反応に伴って生成される金属のナノ粒子が移動して、接合ネッキングの窪みが埋められ、その結果、盛り上がった領域が横方向に拡大していき、最終的に２つの金属膜が接着すると考えられる。
　以下、実施例を用いて本発明を更に具体的に説明する。なお、本発明は実施例の範囲に何ら限定されるものではない。
（実施例１）
（金属膜形成工程）
　基板としてのシリコンウエハ（サイズ：６ｍｍ×６ｍｍ×０．５ｍｍ）を準備した。シリコンの片側表面に、チタンをスパッタリング処理して接着層（厚さ：０．０４μｍ）を形成した。チタンからなる接着層の表面に銅を蒸着して（蒸着速度：３０ｎｍ／分）、基板表面に金属膜（銅膜）（厚さ：１．０μｍ）を形成した。
　半導体素子としてのシリコンウエハ（サイズ：３ｍｍ×３ｍｍ×０．５ｍｍ）を準備した。シリコンウエハの片側表面に、チタンをスパッタリング処理して接着層（厚さ：０．０４μｍ）を形成した。チタンからなる接着層の表面に銅を蒸着して（蒸着速度：３０ｎｍ／分）、半導体素子表面に金属膜（銅膜）（厚さ：１．０μｍ）を形成した。
　金属膜形成工程における蒸着は、圧力５．０×１０-3Ｐａの環境下で、アルゴンを流入して行った。
（積層体製造工程）
　続いて、基板表面に形成された金属膜と半導体素子表面に形成された金属膜とを接触させるようにして、２枚のシリコンウエハ（基板及び半導体素子）を重ね合わせ、積層体を得た。
（接合工程）
　得られた積層体を動かないように固定し、２５０℃で６０分間加熱した。加熱により、基板表面に形成された金属膜と半導体素子表面に形成された金属膜の内部では、それぞれ、応力勾配が生じ、ストレスマイグレーションが発現することにより金属が拡散した。これらの金属膜は拡散された金属の界面で一体化し、２枚のシリコンウエハを接合し、実施例１の接合構造体を得た。接合工程は、ギ酸（気体）雰囲気の環境下で行った。実施例１の接合構造体の断面をＳＥＭを用いて撮影したところ、接合欠陥（例えば、ボイド又はクラック）の発生が抑制されており、良好に接合されていることを確認した。
（実施例２）
　基板表面及び半導体素子表面に形成される金属膜を構成する金属として、銅に代えて銀を用いる以外は、実施例１と概ね同様の操作を行って、実施例２の接合構造体を得た。実施例２の接合構造体の断面をＳＥＭを用いて撮影したところ、接合欠陥の発生が抑制されており、良好に接合されていることを確認した。
（実施例３）
　半導体素子表面に形成される金属膜を構成する金属として、銅に代えて銀を用いる以外は、実施例１と概ね同様の操作を行って、実施例３の接合構造体を得た。実施例３の接合構造体の断面をＳＥＭを用いて撮影したところ、接合欠陥の発生が抑制されており、良好に接合されていることを確認した。
（実施例４）
　積層体製造工程において、基板表面に形成された金属膜と半導体素子表面に形成された金属膜との間に、表面全体が銀膜で被覆された熱応力吸収材を積層させた以外は、実施例２と概ね同様の手法により、実施例４の接合構造体を得た。熱応力吸収材は、モリブデン板（厚さ：５０μｍ）の表面全体に、厚さ１．０μｍで銀を蒸着させて得た。実施例４の接合構造体の断面をＳＥＭを用いて撮影したところ、接合欠陥の発生が抑制されており、良好に接合されていることを確認した。
（比較例１）
　基板及び半導体素子として、シリコンウエハに代えて銅板（サイズ：６ｍｍ×６ｍｍ×０．５ｍｍ、３ｍｍ×３ｍｍ×０．５ｍｍ）を用いた以外は、実施例２と概ね同様の手法により、接合構造体を得ようとした。しかし、銅の熱膨張率と銀の熱膨張率とが同程度であるため（銀の熱膨張率：１８．９×１０-6、銅の熱膨張率：１６．８×１０-6）、ストレスマイグレーションが発現しなかった。そのため、基板と半導体素子とを良好に接合することができず、接合構造体を得ることができなかった。
　図１０は、実施例２の接合構造体の断面をＳＥＭを用いて撮影した写真である。図１０から明らかなように、実施例１の接合構造体においては、ストレスマイグレーションにより基板表面に形成された金属膜を構成する銀、及び半導体素子表面に形成された金属膜を構成する銀が拡散して、接合界面１５０において、これらの金属膜が一体化した部分１６０が形成されていた。そして、これらの金属膜が一体化されてなる金属膜１２０を介して、基板１１０と半導体素子１３０とが良好に接合されていることが確認された。
　本発明に係る接合構造体は、半導体実装において好適に用いられる。
１００　　　第一の接合構造体
１１０　　　基板
１２０　　　金属膜
１３０　　　半導体素子
２００　　　第二の接合構造体
２１０　　　基板
２２０　　　基板表面に形成された金属膜
２３０　　　熱応力吸収材
２４０　　　半導体素子表面に形成された金属膜
２５０　　　半導体素子
２６０　　　貫通孔
２７０　　　溝
２８０　　　円環状部材
１４０　　　接着層
１５０　　　接合界面
１６０　　　金属膜が一体化している部分

Claims (15)

  1. 　基板と、
    　金属膜と、
    　半導体素子とを、この順に含む接合構造体であって、
    　前記金属膜を構成する金属はストレスマイグレーションによって拡散しており、
    　前記基板と前記半導体素子とが前記金属膜を介して接合されている、接合構造体。
  2. 　前記基板を構成する材質及び／又は前記半導体素子を構成する材質の熱膨張率が、前記金属膜を構成する金属の熱膨張率より低い、請求項１に記載の接合構造体。
  3. 　前記金属膜による前記接合は、前記接合の前の表面における酸化還元反応によって進行する、請求項１又は２に記載の接合構造体。
  4. 　前記金属膜が複数の金属膜が積層された構成を有する、請求項１又は２に記載の接合構造体。
  5. 　前記金属膜を構成する金属の結晶状態が微細であるか、又は柱状晶である、請求項１～４の何れか１項に記載の接合構造体。
  6. 　基板と、
    　第一金属膜と、
    　熱応力吸収材と、
    　第二金属膜と、
    　半導体素子とを、この順に含む接合構造体であって、
    　前記第一金属膜を構成する金属及び前記第二金属膜を構成する金属の少なくとも一方はストレスマイグレーションによって拡散しており、
    　前記基板と前記熱応力吸収材とが前記第一金属膜を介して接合されており、
    　前記半導体素子と前記熱応力吸収材とが前記第二金属膜を介して接合されている、接合構造体。
  7. 　前記基板を構成する材質の熱膨張率が前記第一金属膜を構成する金属の熱膨張率よりも低く、かつ、前記半導体素子を構成する材質の熱膨張率が前記第二金属膜を構成する金属の熱膨張率より低い、請求項６に記載の接合構造体。
  8. 　前記熱応力吸収材を構成する材質の熱膨張率が、前記第一金属膜を構成する金属の熱膨張率及び前記第二金属膜を構成する金属の熱膨張率より低い、請求項６又は７に記載の接合構造体。
  9. 　前記第一金属膜を構成する金属及び／又は前記第二金属膜を構成する金属の結晶状態が微細であるか、又は柱状晶である、請求項６～８の何れか１項に記載の接合構造体。
  10. 　前記熱応力吸収材を構成する材質が、シリコン、モリブデン、又はタングステンである、請求項６～９の何れか１項に記載の接合構造体。
  11. 　前記熱応力吸収材が、貫通孔、又は窪みを有する、請求項６～１０の何れか１項に記載の接合構造体。
  12. 　前記第一金属膜および前記第二金属膜のうちの少なくとも一方による前記接合は、前記接合の前の表面における酸化還元反応によって進行する、請求項６～１１の何れか１項に記載の接合構造体。
  13. 　基板表面への金属膜の形成、及び半導体素子表面への金属膜の形成のうち、少なくとも一方を行う金属膜形成工程と、
    　前記基板表面に形成された金属膜と前記半導体素子表面に形成された金属膜とが接触するように、又は、前記基板表面に形成された金属膜若しくは前記半導体素子表面に形成された金属膜を介するように、前記基板と前記半導体素子とを対向して重ねて積層体を製造する積層体製造工程と、
    　前記積層体を加熱し、前記基板表面に形成された金属膜を構成する金属及び／又は前記半導体素子表面に形成された金属膜を構成する金属をストレスマイグレーションによって拡散させ、前記基板と前記半導体素子とを接合する接合工程と
    を含む、接合構造体の製造方法。
  14. 　前記接合工程を１００℃以上４００℃以下の温度で実行する、請求項１３に記載の接合構造体の製造方法。
  15. 　前記金属膜形成工程において、基板表面への金属膜の形成、及び半導体素子表面への金属膜の形成を行い、かつ、
    　前記積層体製造工程において、前記基板表面に形成された金属膜と、前記半導体素子表面に形成された金属膜との間に熱応力吸収材を積層させる、請求項１３又は１４に記載の接合構造体の製造方法。
PCT/JP2015/052999 2014-02-03 2015-02-03 接合構造体、及び接合構造体の製造方法 WO2015115665A1 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US15/116,104 US10332853B2 (en) 2014-02-03 2015-02-03 Bonding structure and method for producing bonding structure
JP2015560078A JP6284164B2 (ja) 2014-02-03 2015-02-03 接合構造体、及び接合構造体の製造方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2014018163 2014-02-03
JP2014-018163 2014-02-03

Publications (1)

Publication Number Publication Date
WO2015115665A1 true WO2015115665A1 (ja) 2015-08-06

Family

ID=53757230

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2015/052999 WO2015115665A1 (ja) 2014-02-03 2015-02-03 接合構造体、及び接合構造体の製造方法

Country Status (3)

Country Link
US (1) US10332853B2 (ja)
JP (1) JP6284164B2 (ja)
WO (1) WO2015115665A1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016093276A1 (ja) * 2014-12-09 2016-06-16 国立大学法人大阪大学 接合構造体、及び、接合構造体の製造方法
JP2017140639A (ja) * 2016-02-12 2017-08-17 国立大学法人大阪大学 接合材、接合材の製造方法、接合構造体の作製方法
EP3208845A1 (de) * 2016-02-19 2017-08-23 Heraeus Deutschland GmbH & Co. KG Verfahren zur herstellung eines schaltungsträgers, schaltungsträger, verfahren zur herstellung eines halbleitermoduls und halbleitermodul

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210021626A (ko) 2019-08-19 2021-03-02 삼성전자주식회사 반도체 장치
EP3809453A1 (en) * 2019-10-16 2021-04-21 Infineon Technologies Austria AG Method of forming an interconnection between metallic layers of an electric component and an electronic component with removal of oxide layers from the metallic layers by a reducing agent as well as a corresponding arrangement

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012015313A (ja) * 2010-06-30 2012-01-19 Kobe Steel Ltd 半導体素子を有する半導体装置

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040249748A1 (en) * 2004-06-25 2004-12-09 Mark Schultz Two-piece reloadable stored-value card
WO2009054088A1 (ja) * 2007-10-23 2009-04-30 Panasonic Corporation 半導体発光素子およびそれを用いた半導体発光装置とその製造方法
JP2009164208A (ja) 2007-12-28 2009-07-23 Mitsubishi Electric Corp 半導体装置および半導体装置の製造方法
JP5207281B2 (ja) 2008-01-17 2013-06-12 国立大学法人大阪大学 導電性ペースト
JP4470193B2 (ja) 2008-05-01 2010-06-02 ニホンハンダ株式会社 加熱焼結性銀粒子の製造方法、固形状銀の製造方法、金属製部材の接合方法、プリント配線板の製造方法および電気回路接続用バンプの製造方法
CN102292835B (zh) * 2009-01-23 2015-03-25 日亚化学工业株式会社 半导体装置及其制造方法
JP2011071301A (ja) 2009-09-25 2011-04-07 Honda Motor Co Ltd 金属ナノ粒子を用いた接合方法及び接合体
CN102024782B (zh) * 2010-10-12 2012-07-25 北京大学 三维垂直互联结构及其制作方法
JP5611862B2 (ja) * 2011-03-04 2014-10-22 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
US20140027648A1 (en) * 2011-09-22 2014-01-30 Sture Petersson Neutron Detector
US9362366B2 (en) * 2013-05-13 2016-06-07 Panasonic Intellectual Property Management Co., Ltd. Semiconductor element, semiconductor element manufacturing method, semiconductor module, semiconductor module manufacturing method, and semiconductor package
JP6566634B2 (ja) * 2014-12-09 2019-08-28 国立大学法人大阪大学 接合構造体、及び、接合構造体の製造方法
JP6415381B2 (ja) * 2015-04-30 2018-10-31 三菱電機株式会社 半導体装置の製造方法

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012015313A (ja) * 2010-06-30 2012-01-19 Kobe Steel Ltd 半導体素子を有する半導体装置

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
MAKOTO YASUDA: "Effect of Passivation Layers on the Shape of Ag Hillocks Formed by Stress- Induced Migration", THE JAPAN SOCIETY OF MECHANICAL ENGINEERS NENJI TAIKAI KOEN RONBUNSHU, vol. 2009, no. 8, 12 September 2009 (2009-09-12), pages 81 - 82 *

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016093276A1 (ja) * 2014-12-09 2016-06-16 国立大学法人大阪大学 接合構造体、及び、接合構造体の製造方法
JP2017140639A (ja) * 2016-02-12 2017-08-17 国立大学法人大阪大学 接合材、接合材の製造方法、接合構造体の作製方法
CN109153098A (zh) * 2016-02-12 2019-01-04 国立大学法人大阪大学 接合材料、接合材料的制造方法、接合结构的制作方法
EP3415266A4 (en) * 2016-02-12 2019-06-26 Osaka University JOINT MASS, METHOD FOR THE PRODUCTION OF JOINT MASS AND METHOD FOR THE PRODUCTION OF A CONNECTING STRUCTURE
US11273525B2 (en) 2016-02-12 2022-03-15 Osaka University Bonding material, method for producing bonding material, and method for producing bonding structure
CN109153098B (zh) * 2016-02-12 2022-07-19 国立大学法人大阪大学 接合材料、接合材料的制造方法、接合结构的制作方法
EP3208845A1 (de) * 2016-02-19 2017-08-23 Heraeus Deutschland GmbH & Co. KG Verfahren zur herstellung eines schaltungsträgers, schaltungsträger, verfahren zur herstellung eines halbleitermoduls und halbleitermodul
WO2017140550A1 (de) * 2016-02-19 2017-08-24 Heraeus Deutschland GmbH & Co. KG Verfahren zur herstellung eines schaltungsträgers, schaltungsträger, verfahren zur herstellung eines halbleitermoduls und halbleitermodul
CN108701671A (zh) * 2016-02-19 2018-10-23 贺利氏德国有限两合公司 制造电路载体的方法、电路载体、制造半导体模块的方法和半导体模块
JP2019510367A (ja) * 2016-02-19 2019-04-11 ヘラエウス ドイチュラント ゲゼルシャフト ミット ベシュレンクテル ハフツング ウント コンパニー コマンディトゲゼルシャフト 回路キャリアの製造方法、回路キャリア、半導体モジュールの製造方法、及び半導体モジュール
TWI657514B (zh) * 2016-02-19 2019-04-21 德商賀利氏德國有限兩合公司 生產電路載體的方法、電路載體、生產半導體模組的方法、及半導體模組

Also Published As

Publication number Publication date
JP6284164B2 (ja) 2018-02-28
US20170170137A1 (en) 2017-06-15
JPWO2015115665A1 (ja) 2017-03-23
US10332853B2 (en) 2019-06-25

Similar Documents

Publication Publication Date Title
JP6284164B2 (ja) 接合構造体、及び接合構造体の製造方法
TWI820106B (zh) 低溫接合結構
WO2014106925A1 (ja) セラミック配線基板、半導体装置、およびセラミック配線基板の製造方法
EP2744310A1 (en) Wiring substrate and method for manufacturing same and semiconductor device
JP2006202944A (ja) 接合方法及び接合構造
JP2017501883A (ja) 金属セラミック基板を製造する方法
JP2008207221A (ja) 常温接合方法
US12002732B2 (en) Copper/ceramic assembly, insulated circuit board, method for producing copper/ceramic assembly, and method for producing insulated circuit board
JP2013038330A (ja) 半導体装置の製造方法及び半導体装置
JP2018524250A (ja) 複合材料を製作するための方法
JP2012519774A (ja) Ｃｖｄ自立ダイヤモンド膜及びその製造方法
JP2013098387A (ja) パワーモジュール用基板の製造方法、ヒートシンク付パワーモジュール用基板の製造方法、パワーモジュール用基板及びヒートシンク付パワーモジュール用基板
EP3115129A1 (fr) Ensemble comportant un element susceptible de transmettre de la chaleur, un film de polymere bon conducteur thermique et isolant electrique, un joint fritte et un radiateur et procede de fabrication
JP2010524736A (ja) 金属被覆された構成部分を製造するための方法、金属被覆された構成部分、並びに金属被覆の際に構成部分を支持するための支持体
JP6786090B2 (ja) 放熱板材
WO2016093276A1 (ja) 接合構造体、及び、接合構造体の製造方法
JP6795307B2 (ja) 接合材、接合材の製造方法、接合構造体の作製方法
JP5640569B2 (ja) パワーモジュール用基板の製造方法
JP2009094385A (ja) 半導体装置およびその製造方法
JP6340215B2 (ja) 半導体接合方法
WO2018190226A1 (ja) 貫通孔の封止構造及び封止方法、並びに、貫通孔を封止するための転写基板
JP6685121B2 (ja) 金属部材とセラミックス部材の接合方法
WO2023097787A1 (zh) 一种多孔纳米铜膜在电子器件封装互连中的应用
JP2011119653A (ja) ヒートシンク付パワーモジュール用基板の製造方法、ヒートシンク付パワーモジュール用基板及びパワーモジュール
JP2018069299A (ja) 接合構造体の製造方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15742903

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2015560078

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 15116104

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15742903

Country of ref document: EP

Kind code of ref document: A1