WO2015029152A1 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- WO2015029152A1 WO2015029152A1 PCT/JP2013/072941 JP2013072941W WO2015029152A1 WO 2015029152 A1 WO2015029152 A1 WO 2015029152A1 JP 2013072941 W JP2013072941 W JP 2013072941W WO 2015029152 A1 WO2015029152 A1 WO 2015029152A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- bonding
- copper
- electrode
- semiconductor device
- bonding layer
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04026—Bonding areas specifically adapted for layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/273—Manufacturing methods by local deposition of the material of the layer connector
- H01L2224/2731—Manufacturing methods by local deposition of the material of the layer connector in liquid form
- H01L2224/2732—Screen printing, i.e. using a stencil
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
- H01L2224/2741—Manufacturing methods by blanket deposition of the material of the layer connector in liquid form
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/2747—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/278—Post-treatment of the layer connector
- H01L2224/27848—Thermal treatments, e.g. annealing, controlled cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/279—Methods of manufacturing layer connectors involving a specific sequence of method steps
- H01L2224/27901—Methods of manufacturing layer connectors involving a specific sequence of method steps with repetition of the same manufacturing step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/279—Methods of manufacturing layer connectors involving a specific sequence of method steps
- H01L2224/27901—Methods of manufacturing layer connectors involving a specific sequence of method steps with repetition of the same manufacturing step
- H01L2224/27902—Multiple masking steps
- H01L2224/27903—Multiple masking steps using different masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/29294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29344—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29347—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29355—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/29386—Base material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2224/29387—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/32258—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic the layer connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/3754—Coating
- H01L2224/37599—Material
- H01L2224/376—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/4005—Shape
- H01L2224/4007—Shape of bonding interfaces, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/4005—Shape
- H01L2224/4009—Loop shape
- H01L2224/40095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/404—Connecting portions
- H01L2224/40475—Connecting portions connected to auxiliary connecting means on the bonding areas
- H01L2224/40499—Material of the auxiliary connecting means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73221—Strap and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73263—Layer and strap connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83053—Bonding environment
- H01L2224/83054—Composition of the atmosphere
- H01L2224/83065—Composition of the atmosphere being reducing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/832—Applying energy for connecting
- H01L2224/83201—Compression bonding
- H01L2224/83203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
- H01L2224/83204—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding with a graded temperature profile
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/832—Applying energy for connecting
- H01L2224/83201—Compression bonding
- H01L2224/83205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83447—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83455—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8384—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/842—Applying energy for connecting
- H01L2224/84201—Compression bonding
- H01L2224/84203—Thermocompression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/8438—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/84399—Material
- H01L2224/844—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/84438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/84455—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/8484—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85455—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9221—Parallel connecting processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92246—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92252—Sequential connecting processes the first connecting process involving a strap connector
- H01L2224/92255—Sequential connecting processes the first connecting process involving a strap connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Definitions
- the present invention relates to a bonding layer of an electric bonding portion (for example, a bonding portion between a semiconductor element and a circuit member) in an electronic component, and in particular, a bonding layer bonded using a bonding material mainly composed of copper oxide particles.
- the present invention relates to a semiconductor device having the same.
- semiconductor elements, circuit members, and the like are collectively referred to as electronic members.
- semiconductor devices are often used in power conversion devices, and control devices such as trains, wind power generation devices, and hybrid vehicles equipped with the power conversion devices.
- electrical connection between an electrode terminal of an electronic component and an electrode terminal of a circuit pattern on a circuit board is mainly made of “solder” or “solder alloy” containing lead.
- the ratio of the surface area to the volume of the particles increases rapidly, and the melting point and sintering temperature are in a bulk state. It is known that it is significantly reduced compared to (a state larger than nanoparticles). And using this low-temperature baking function, using the silver particle which coat
- the bonding method using silver nanoparticles coated with an organic substance having a particle size of 100 nm or less provides excellent bonding strength for noble metals, but is sufficient for nickel (Ni) and copper (Cu). There is a problem that a sufficient bonding strength cannot be obtained.
- Patent Document 1 uses a bonding material containing a reducing agent made of cupric oxide (CuO) particles and an organic substance as a bonding technique that provides excellent bonding strength to Ni or Cu electrodes.
- a method of joining in a reducing atmosphere has been proposed. This method is a method in which copper particles having a size of 100 nm or less are generated at the time of heat reduction, and the copper particles are sintered and joined together.
- FIG. 11 shows the temperature cycle resistance of the joint portion of the conventional material joined to Ni and Cu by the method described in Patent Document 1.
- five types of commercially available materials having an average particle size of about 1 ⁇ m were used as cupric oxide particles, the bonding temperature was kept at 300 ° C., the applied pressure was kept constant at 1.0 MPa, and bonding to nickel and copper electrodes in hydrogen was performed. And a bonded test piece was produced. Using this bonding test piece, the bonding strength transition with respect to the number of temperature cycles from ⁇ 55 ° C.
- FIG. 11 shows the result of the joining test piece having the highest initial strength among the five types of commercially available materials.
- the strength value on the vertical axis was normalized with the initial value of the shear strength for the copper electrode.
- both the Ni electrode and the Cu electrode have a large deterioration in strength from a small number of times. became.
- In the temperature cycle test generally 1000 times or more is often targeted. Considering this, it has been found that long-term reliability cannot be ensured by bonding with this material even though it can be bonded well in the initial stage.
- other commercially available materials showed the same tendency, and the result was equivalent to FIG. 11 or greater in strength deterioration.
- Patent Document 1 When this cause was examined in detail, as shown in Patent Document 1, it was found that there was a region where Ni and Cu of about 10 nm were interdiffused at the interface of the joint, but no interdiffusion occurred. There was also a region, and it was found that good metal bonding was not achieved over the entire joint. In particular, in a region where no interdiffusion occurs, Cu and Ni are in contact with each other, and this is considered to have lost strength resistance against repeatedly applied stress and strain.
- Cu and Ni electrodes are electrode materials that are very often used in power semiconductor modules. However, as described so far, highly reliable joining to these electrodes could not be ensured, which remained as a major problem.
- An object of the present invention is to provide a semiconductor device with improved long-term bonding reliability at a bonding portion between a bonding layer made of a copper sintered layer and a Ni electrode or a Cu electrode.
- the material is cuprous oxide (Cu 2 O), cupric oxide (CuO), and reduction by first-principles calculation for the purpose of searching for an organic compound showing the reduction action of copper oxide.
- the reaction route was calculated.
- cupric oxide was easier to reduce than cuprous oxide.
- using a bonding material mainly composed of cupric oxide particles having crystallinity in a single crystal or polycrystal It has been found that excellent bonding strength and long-term reliability can be obtained for Ni and Cu electrodes by performing multi-step heating and pressurization in a reducing atmosphere.
- a reducing atmosphere is an atmosphere in which cupric oxide particles can be reduced at the time of bonding.
- reduction for reducing cupric oxide particles in the bonding material is an atmosphere in which cupric oxide particles can be reduced at the time of bonding. It means the environment that contains the agent.
- the semiconductor device of the present invention includes a configuration in which electronic components are electrically connected to each other via a bonding layer made of a copper sintered layer, and the bonding layer is bonded to an electrode or a connection terminal whose surface is made of nickel.
- copper of the bonding layer diffuses into the crystal grain boundary of nickel on the surface of the electrode or connection terminal, and the diffusion amount diffuses into the sintered layer. More than the diffusion amount of nickel.
- the semiconductor device of the present invention includes a configuration in which electronic components are electrically connected to each other through a bonding layer made of a copper sintered layer using a bonding material mainly composed of copper oxide particles.
- the material copper oxide particles are made up of 70% or more of a single crystal or a polycrystal, and the bonding layer heats and pressurizes the bonding material at a first temperature. After that, it is formed by heating at a second temperature higher than the first temperature, and the surface is bonded to an electrode or a connection terminal made of copper or nickel.
- a semiconductor device having improved long-term bonding reliability at a bonding portion between a bonding layer made of a copper sintered layer and a Ni electrode or a Cu electrode.
- FIG. 2 is a cross-sectional view taken along the line AA in FIG. It is a figure which shows the structure of the semiconductor device of another embodiment. It is a figure which shows the structure of the semiconductor device of another embodiment. It is a figure which shows the joining strength of the junction part by this invention. It is a figure which shows the temperature cycle tolerance of the junction part by this invention. It is a figure which shows the crack extension which arises in the junction part by this invention. It is a figure which shows the state of the junction part by this invention. It is a figure which shows the ratio of the amorphous of various CuO particle
- a single crystal or a polycrystalline CuO particle (hereinafter referred to as highly crystalline CuO particle) has at least a peak clearly observed by X-ray diffraction (XRD) analysis, and a transmission electron microscope (TEM). It is preferable that 70% or more of the CuO particle material is crystalline.
- Such highly crystalline CuO particles having excellent crystallinity can be produced, for example, by using synthesis using an aqueous phase reaction method. It has been confirmed that the crystalline ratio of CuO particles can be adjusted in the range of 40 to 80 by adjusting the synthesis conditions using the aqueous phase reaction method. Further, as long as CuO particles with high crystallinity can be produced, other synthesis methods may be used. The crystalline ratio can be determined by binarization by separating the amorphous part and the crystalline part from the CuO particle material image taken with a transmission electron microscope.
- FIG. 5 shows the result of the joint strength evaluation performed on the joint portion of the present invention.
- a bonding material mainly composed of highly crystalline CuO particles multi-step heating and pressurization were applied in a reducing atmosphere to bond to the Ni electrode.
- highly crystalline CuO particles were produced by synthesis using an aqueous phase reaction method.
- [Cu] A 0.01 mol / l copper nitrate solution was used as the main material, 1 mol / l NaOH was added as an oxidation-reduction reaction accelerator, bubbling with nitrogen, and the reaction temperature was kept constant at 20 ° C. and continued for 24 hours. . Furthermore, the recovered CuO powder was heated in nitrogen at 80 ° C.
- the above-prepared mixed material of highly crystalline CuO particles having an average particle diameter of 0.5 ⁇ m and diethylene glycol monobutyl ether solvent was used as a bonding material.
- (1) heat at 50 ° C. is applied for about 3 minutes, and at the same time a pressure of 1.0 MPa is applied in the atmosphere, and (2) in a hydrogen atmosphere with pressure applied.
- the temperature was raised to 250 ° C. and held for 5 minutes to bond to the Ni electrode.
- the measurement results of CuO particles (hereinafter referred to as “one material”) of the general commercial material shown in FIG. 11 are also shown.
- the vertical axis in FIG. 6 indicates the shear strength, which is normalized by the shear strength value for one Ni electrode. As a result, the bonding strength was improved by about 20% compared to the conventional material, suggesting that strong bonding was achieved.
- FIG. 6 shows the crack extension rate after the temperature cycle test is performed on a sample in which a 12 mm ⁇ 12 mm IGBT chip and a silicon nitride circuit board are bonded using the bonding material used in the evaluation of FIG. .
- the crack extension rate is a ratio to the length of the joint surface.
- the horizontal axis is the number of temperature cycles.
- the electrode structure on the junction surface (collector side) of the IGBT is Al / Ti / Ni, and the outermost surface is Ni.
- the wiring of the silicon nitride circuit substrate to be joined is a copper wiring having Ni plating on the surface.
- FIG. 7 shows a schematic diagram of a cross section of each sample after the temperature cycle test.
- one material had a mixed interdiffusion region and a region in which the mutual diffusion was not comprehensive at the interface of the joint.
- the end portion of the joint portion is a crack starting point, but does not extend to the chip side or the interface with the electrode side electrode, and in the sintered copper, in a complicated direction rather than a fixed direction. I found out that it was extended. This indicates that the interface is in a very strong bonded state. For this reason, breakage and crack extension did not occur at the interface, but extended in the sintered layer. Presenting such a fracture mode without interface fracture is an indispensable index for module design.
- FIG. 8 shows the state of the joint with the Ni electrode produced in this evaluation.
- a high-density Cu bonding layer is formed on the Ni interface at the interface between the Ni electrode and the counterpart electrode.
- the crystal grows in the substantially same plane direction as the direction, and a bonding layer of these crystal grains is formed at the interface of the bonding portion. Therefore, the high-density bonding layer of copper has a structure in which the existence ratio of the cavity portion is smaller than that of the copper sintered layer on the inner side (in the direction away from the electrode surface).
- a copper high-density bonding layer is formed by using a reduction bonding method using multistage heating and pressurization. At this time, by using highly crystalline CuO particles having good crystallinity, reduction is performed at a lower temperature, and copper particles of several tens of nanometers are generated from the periphery of CuO at the time of reduction. It is considered that diffusion of Cu was promoted.
- FIG. 9 shows the results of measuring the amorphous ratio of the highly crystalline CuO particles used in the evaluation of FIG. 5 and five types of commercially available CuO particles (1 to 5 materials).
- the amorphous ratio each particle material was observed with a TEM, and the crystal part and the amorphous part were binarized from the image data, and the ratio of the amorphous part was calculated.
- the vertical axis shows the ratio, normalized by the ratio value of one material. According to this, the ratio of amorphous is 2%, 3% is 20%, 4/5 is 10% more than 1 material.
- the ratio of amorphous to one material is 30% less, in other words, it can be said that the crystallinity is good.
- FIG. 10 shows the results of examining the reduction temperature in a hydrogen atmosphere for the highly crystalline CuO particles used in the evaluation of FIG. 5 and five types of commercially available CuO particles (1 to 5 materials).
- the vertical axis represents the reduction temperature, normalized by the reduction temperature of one material. According to this, all the commercially available materials other than one material had a higher reduction temperature than one material.
- the reduction temperature of the highly crystalline CuO particles was about 20% lower than that of one material. This result almost coincides with the tendency of the amorphous ratio shown in FIG. 9, and the reduction temperature increases as the amorphous ratio increases. That is, it was confirmed that highly crystalline CuO particles having excellent crystallinity are more advantageous for low-temperature reduction.
- CuO particles are not amorphous, but are made of single crystal or polycrystalline particles having crystallinity, whereby CuO is reduced at a low temperature, and at that time, copper particles having an average particle size of 100 nm or less Is produced, and metal particles are fused together to achieve bonding.
- the copper particles having an average particle size of 100 nm or less are produced, the copper particles are fused together, and the mechanism of joining is as follows: (1) The generated 100 nm or less copper particles form a high-density sintered layer on the mating electrode surface; (2) The high-density sintered layer is formed in the same direction as the surface orientation direction of the electrode over the entire metal electrode plate, particularly at the joint interface, and (3) the elements constituting the high-density sintered layer, Copper diffuses into the crystal grain boundaries of the counter electrode, and (4) copper baked with a higher proportion of voids than the high-density sintered layer due to the fusion of copper particles that did not contribute to the formation of the high-density sintered layer. Bonding is formed and bonding is achieved.
- the junction interface structure as shown in the mechanisms (1), (2), (3) and (4) is a feature of the present invention.
- (2) and (3) are Cu nanoparticles produced during CuO reduction, and the surface of the Cu nanoparticles is very active, so it is easy to diffuse into the counterpart electrode, and a precursor for obtaining good metal bonding with the counterpart electrode. It has become. That is, both metal elements to be bonded at the bonding interface achieve metallic bonding accompanied by diffusion, which is a foundation for obtaining strong interface strength, and is a factor that can ensure long-term reliability.
- CuO particles that are easy to reduce, that is, can be reduced at a lower temperature are necessary. For this purpose, CuO particles having good crystallinity are necessary as described above.
- CuO particles In the presence of a reducing agent, CuO particles begin to produce copper particles of 100 nm or less at 200 ° C. or less, so that bonding can be achieved even at a low temperature of 250 ° C. or less, which has been difficult in the past.
- the bonding material in order to form a high-density sintered layer on the surface of the mating electrode in the bonding mechanism (1), the bonding material is held below the temperature at which the copper particles are produced, and then the temperature required for copper particle sintering is reached. It is further promoted by multi-stage heating that is performed by raising the temperature.
- the counterpart electrode is a Ni electrode
- the initial bonding strength and the temperature cycle test are higher than those of a general commercial material. Excellent results were obtained for both crack growth. Specifically, the initial bonding strength was about 20% higher than that of one material, and the crack growth rate was 10% or less even at 1000 temperature cycles. Therefore, even when the counterpart electrode is a Cu electrode, the same phenomenon as in the state shown in FIG. 8 occurs, and it is considered that strong bonding is achieved.
- a bonding material mainly comprising CuO particles having single crystal or polycrystal and crystallinity is applied.
- CuO particles are copper particle precursors that generate Cu particles of 100 nm or less by reducing CuO during reductive bonding.
- the average particle diameter of the CuO particles is preferably 1 nm to 5 ⁇ m. This is because the copper content in the copper particle precursor is high, the volume shrinkage at the time of bonding is small, and oxygen is generated during decomposition to promote oxidative decomposition of organic matter.
- the average particle diameter is larger than 5 ⁇ m, copper particles having a particle diameter of 100 nm or less are hardly generated in the bonding process, thereby increasing the gaps between the copper particles and making it difficult to obtain a dense bonding layer.
- the reason why the thickness is 1 nm or more is because it is technically difficult to actually produce a copper particle precursor of cupric oxide having an average particle size of 1 nm or less. Since CuO particles are reduced to produce Cu particles of 100 nm or less, the average particle size of CuO particles should be larger than 100 nm, which does not require coating with organic matter, and handling costs, particle production costs, It is preferable from the viewpoint of reducing organic residue.
- the bonding material is mixed with a reducing agent made of an organic substance for reducing CuO particles.
- a reducing agent made of an organic substance
- one or more mixtures selected from alcohols, carboxylic acids, and amines can be used.
- the combination of the metal particle precursor and the reducing agent composed of an organic substance is not particularly limited as long as the metal particles can be produced by mixing them, but from the viewpoint of storage stability as a bonding material, the metal is used at room temperature. A combination that does not produce particles is preferred.
- metal particles having a relatively large average particle diameter of 50 ⁇ m to 100 ⁇ m can be mixed and used. This is because the metal particles of 100 nm or less produced during bonding play a role of sintering metal particles having an average particle diameter of 50 ⁇ m to 100 ⁇ m. Further, metal particles having a particle size of 100 nm or less may be mixed in advance. Examples of the metal particles include gold, silver, copper, nickel and the like. The ratio of the added metal is practically about 3 wt%.
- metal particles having a particle size of 100 nm or less may be mixed in advance.
- this copper particle precursor remains the main material, but other metal particles can be added to this, and the types of metal particles to be added include gold, silver, copper, nickel, etc.
- the ratio of the added metal is practically about 3 wt%.
- the Cu electrode or Ni electrode referred to in the present invention is not only an electrode formed entirely of Cu or Ni, but also an electrode plated with Cu or Ni on the surface, an electrode made of a clad material with Cu or Ni exposed on the surface, etc. In short, it means an electrode in which Cu or Ni is present on the electrode surface.
- the bonding material used in the present invention is in the form of a paste dissolved in an organic solvent, and there are various application methods to the electrodes, but typical methods will be described below.
- (1) A method of applying only to a necessary part using a metal mask or a mesh-shaped mask having an opening on the application part (2) A method of applying to a necessary part using a dispenser (3) A water-repellent material containing silicone, fluorine or the like Part where resin is applied with a metal mask or mesh mask with openings only, or a photosensitive water-repellent resin is applied on a substrate or electronic component, and then exposed and developed to apply a bonding material paste.
- the applied portion where the bonding material paste is applied is removed with a laser, and then the bonding material paste is applied to the opening.
- copper particles having a particle size of 100 nm or less are generated from the copper particle precursor in the bonding process, and diffusion bonding of copper particles having a particle size of 100 nm or less is performed while discharging organic substances in the high-density bonding layer.
- the main material of the joining material is highly crystalline CuO particles, so it is only necessary to heat at a low temperature in the joining process, and pure copper particles are generated by the reducing action of the reducing agent at this time.
- the pure copper particles are fused with each other to form a bulk state.
- the melting temperature of copper after entering the bulk state is the same as the melting temperature of copper in the normal bulk state, the copper particles are melted by low-temperature heating, and after melting, the melting temperature in the bulk state is reached. It has the feature of not remelting until heated.
- This feature is that when nanoparticles are used as described above, bonding can be performed at a low temperature, and the melting temperature becomes high after bonding. Therefore, when other electronic components are subsequently bonded, This provides the advantage that the part does not remelt.
- the heat conductivity of the high-density bonding layer and sintered layer after bonding can be 50 to 390 W / mK, and the heat dissipation is excellent. Furthermore, since the precursor is a copper oxide, there is also an advantage that the cost can be reduced.
- the process atmosphere of the bonding process of the present invention can be performed under a nitrogen atmosphere, a hydrogen atmosphere, a reducing atmosphere containing formic acid, or a non-oxidizing atmosphere.
- the process atmosphere is a reducing gas atmosphere, it is possible to omit the reducing agent made of organic matter.
- the bonding material can be performed using a mixture of highly crystalline CuO particles and an organic solvent, and a Cu electrode or Ni electrode to be bonded to a bonding material in which 90 wt% of highly crystalline CuO particles and 10 wt% ⁇ -terpineol solvent are mixed. Print on the coated area with a metal mask.
- the bonding material applied at 40 ° C. for 10 minutes may be dried and solidified, and then the above-mentioned bonding material may be applied again with a metal mask having a different thickness.
- a semiconductor element is disposed thereon. At this time, it is possible to perform better bonding by applying ultrasonic vibration to the semiconductor element to increase the wetting of the bonding material.
- the pressure was maintained at 0.1 MPa, and the temperature was maintained, and the temperature was increased from room temperature to 5 ° C./min in a reducing atmosphere in which 95 vol% nitrogen and 5 vol% formic acid were mixed. By raising the temperature to 250 ° C. and maintaining this state for 10 minutes, a good bonding state can be obtained.
- a high-density bonding layer is formed between the Cu electrode or Ni electrode and Cu particles obtained by reducing CuO in a reducing atmosphere, and the temperature is further reduced to 250 ° C. in the reducing atmosphere. It is raised to fuse Cu in a bulk state to sinter Cu particles to form a sintered layer of copper.
- the above bonding process shows a bonding process in a reducing atmosphere with formic acid added, but a good bonding can be obtained even in a hydrogen atmosphere.
- the bonding material can be performed using a mixture of highly crystalline CuO particles and an organic solvent.
- Cu electrode or Ni to be bonded to a bonding material in which 85 wt% of highly crystalline CuO particles and 15 wt% of triethylene glycol solvent are mixed.
- Printing is performed on the coated portion of the electrode with a metal mask, and a semiconductor element is disposed thereon.
- the temperature is increased from room temperature to 250 ° C. at a temperature increase rate of 30 ° C./min in a hydrogen atmosphere, and this state is maintained for 10 minutes. By maintaining this, a good bonding state can be obtained.
- the interface structure bonded through the bonding material and the bonding method described above has the following characteristics as shown in FIG. 8 and has a very high bonding strength.
- Cu of the bonding layer diffuses into the Ni crystal grain boundary on the surface of the electrode or connection terminal, and the diffusion amount of Ni diffuses into the sintered layer. More than the amount of diffusion.
- the bonding layer has a high-density bonding layer having a higher density than the inside on the bonding interface side with the Ni electrode or the connection terminal.
- FIG. 1 is a plan view
- FIG. 2 is a cross-sectional view taken along line AA ′ of FIG.
- one surface of the semiconductor element 101 has a collector electrode (not shown) formed of 88 wt% highly crystalline CuO particles (pure copper after bonding) produced by synthesis using an aqueous phase reaction method and 12 wt%.
- a bonding layer 105 formed of a bonding material mixed with diethylene glycol monobutyl ether is bonded to the wiring layer 102 on the ceramic insulating substrate 103.
- the ceramic insulating substrate 103 is bonded to the support member 110 via the solder layer 109.
- the ceramic insulating substrate 103 and the wiring layer 102 are referred to as a wiring substrate.
- the wiring layer 102 is a copper wiring having Ni plating on the surface.
- the electrode structure of the collector electrode is Al / Ti / Ni and the outermost surface is Ni.
- the bonding layer 105 has a thickness of 80 ⁇ m.
- the emitter electrode is bonded using the connecting aluminum wire 201, and the aluminum wire 201 is bonded to the wiring 102 on the ceramic insulating substrate. 1 indicate the case 111, the external terminal 112, the bonding wire 113, and the sealing material 114, respectively.
- a bonding material is printed on a portion of a member to be bonded by a metal mask, and a semiconductor element is disposed thereon.
- the bonding material applied at 40 ° C. for 10 minutes may be solidified, and further applied twice by applying the bonding material again with a metal mask having a different thickness. Further, when ultrasonic vibration is applied to the semiconductor element to increase the wetting of the bonding material, the bonding can be performed better.
- the pressure is set at 0.5 MPa. In that state, heat at 60 ° C. in nitrogen is applied for about 10 minutes. The temperature is then raised to 250 ° C. in hydrogen and held for 5 minutes. At this time, the pressure is kept applied, but it is not necessary to apply pressure in the second stage heating.
- one surface of the semiconductor element 101 has a collector electrode (not shown) formed of 88 wt% highly crystalline CuO particles produced by synthesis using an aqueous phase reaction method (pure copper after bonding). And 12 wt% diethylene glycol monobutyl ether are bonded to the wiring layer 102 on the ceramic insulating substrate 103 by a bonding layer 105 formed of a bonding material.
- the ceramic insulating substrate 103 is bonded to the support member 110 via the solder layer 109.
- the ceramic insulating substrate 103 and the wiring layer 102 are referred to as a wiring substrate.
- the wiring layer 102 is a copper wiring having Ni plating on the surface.
- the electrode structure of the collector electrode is Al / Ti / Ni and the outermost surface is Ni.
- the bonding layer 105 has a thickness of 80 ⁇ m.
- the emitter electrode is bonded using the connecting aluminum wire 201, and the aluminum wire 201 is bonded to the wiring 102 on the ceramic insulating substrate.
- the wiring layer 102 is thicker than the ceramic insulating substrate 103 and has a structure excellent in heat dissipation.
- the bonding strength at the interface is very strong as described above, and the resistance to repeated thermal stress is high, so wiring that could not be realized conventionally due to increased strain at the joint. Thickening of the layer can be realized. (Embodiment 3) Another embodiment will be described with reference to FIG.
- one surface of the semiconductor element 101 has a collector electrode (not shown) formed of 88 wt% highly crystalline CuO particles produced by synthesis using an aqueous phase reaction method (after bonding) It is bonded to the wiring layer 102 on the ceramic insulating substrate 103 by a bonding layer 105 formed of a bonding material in which pure copper) and 12 wt% diethylene glycol monobutyl ether are mixed.
- the wiring layer 102 is a copper wiring having Ni plating on the surface.
- the electrode structure of the collector electrode is Al / Ti / Ni and the outermost surface is Ni.
- the wiring layer 102 is thicker than the ceramic insulating substrate 103 and has a structure excellent in heat dissipation.
- a simplified semiconductor device can be realized by omitting the support member 110 and the solder 109 shown in FIG. (Embodiment 4) Next, an example of a semiconductor device according to another embodiment will be described.
- FIG. 4 shows an example of a semiconductor device connected by a metal plate such as copper instead of wire bonding.
- the collector electrode 106 ′ of the semiconductor element 101 and the wiring layer 102 are bonded by a bonding layer 105 formed of a bonding material mainly composed of highly crystalline CuO particles.
- the bonding layer 105 formed of a bonding material mainly composed of highly crystalline CuO particles is also applied to the bonding portion between the emitter electrode 106 and the connection terminal 201 of the semiconductor element and the bonding portion between the connection terminal 201 and the wiring layer 104. , Are applied in a similar configuration.
- the wiring layers 102 and 104 are copper wirings having Ni plating on the surface.
- the connection terminal 201 is made of copper or a copper alloy, and has Ni plating on the surface thereof.
- the electrode structures of the collector electrode and the emitter electrode are Al / Ti / Ni and Al / Ni, respectively, and the outermost surface is Ni.
- Each bonding layer 105 may be bonded individually or simultaneously.
- a bonding material in which 90 wt% of highly crystalline CuO particles prepared by synthesis using an aqueous phase reaction method and 10 wt% of triethylene glycol are mixed is used, and a metal mask is used between members to be bonded. In this state, heat at 60 ° C. is applied for about 10 minutes, and at the same time, a pressure of 1.0 MPa is applied in a hydrogen atmosphere. The temperature is then raised to 250 ° C. and held for 5 minutes. At this time, it was produced while applying pressure.
- the semiconductor element 101 and the insulating wiring board having a thermal expansion coefficient of about 9 ppm / ° C. are bonded through a bonding material having a thermal expansion coefficient of about 16 ppm / ° C., so that it is remarkable in a high temperature environment. It is possible to reduce the thermal stress due to the difference in thermal expansion of each member. Ideally, by matching the thermal expansion coefficient of the bonding material to that of the wiring board, the thermal stress generated in the bonding material is minimized, and long-term reliability is improved.
- the semiconductor device of the present invention can be applied to various power conversion devices.
- the semiconductor device of the present invention can be applied to the power conversion device, long-term reliability can be ensured even if it can be mounted in a place of a high temperature environment and does not have a dedicated cooler.
- the inverter device and the electric motor can be incorporated in the electric vehicle as a power source.
- the drive mechanism from the power source to the wheels has been simplified, so the shock at the time of shifting is reduced and smooth running is possible compared to the conventional car that has been shifting due to the difference in gear engagement ratio.
- vibration and noise can be reduced as compared with the conventional case.
- the inverter device incorporating the semiconductor device of this embodiment can be incorporated into an air conditioner. In this case, higher efficiency can be obtained than when a conventional AC motor is used. Thereby, the power consumption at the time of air-conditioning machine use can be reduced. Moreover, the time until the room temperature reaches the set temperature from the start of operation can be shortened compared to the case where the conventional AC motor is used.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Powder Metallurgy (AREA)
- Die Bonding (AREA)
Abstract
本発明の目的は、銅焼結層からなる接合層とNi電極またはCu電極との接合部における長期接合信頼性が向上された半導体装置を提供することにある。 本発明の半導体装置は、電子部品同士が銅焼結層からなる接合層を介して電気的に接続された構成を備え、前記接合層は、表面がニッケルからなる電極又は接続端子と接合されており、前記接合層と前記電極又は接続端子の接合界面において、前記電極又は接続端子表面のニッケルの結晶粒界に前記接合層の銅が拡散しており、その拡散量が前記焼結層に拡散するニッケルの拡散量よりも多いことを特徴とする。
Description
本発明は、電子部品中の電気的接合部(例えば、半導体素子と回路部材との接合部)の接合層に関し、特に、酸化銅粒子を主材とする接合材を用いて接合した接合層を有する半導体装置に関する。以下、半導体素子や回路部材等を総称して電子部材と称す。
一般に半導体装置は電力変換装置、その電力変換装置を搭載した電車、風力発電装置、ハイブリッド自動車等の制御装置に多く使用されている。この半導体装置においては、例えば電子部品の電極端子と回路基板上の回路パターンの電極端子との電気的接合には鉛を含んだ「はんだ」や「はんだ合金」によるものが主流であった。
ところが、地球環境保全の観点から鉛の使用が厳しく制限されており、鉛の使用を制限して鉛を含まない材料で電極等の接合を行なう開発が進められている。特に、「高温はんだ」に関してはその代替となる有効な材料がまだ見出されていない。実装においては「階層はんだ」を用いることが必要不可欠なため、この「高温はんだ」に代わる材料の出現が望まれている。
このような背景から、その開発の一環として金属粒子と有機化合物の複合材料を用いて電極を接合する接合材料が提案されている。
例えば、金属粒子の粒径が100nm以下のサイズまで小さくなったナノ粒子のように構成原子数が少なくなると、粒子の体積に対する表面積比は急激に増大し、その融点や焼結温度がバルクの状態(ナノ粒子より大きい状態)に比較して大幅に低下することが知られている。そして、この低温焼成機能を利用して、粒径が100nm以下の有機物を被膜した銀粒子を接合材として用いることが検討されている。このような接合材料を用いて、加熱により有機物を分解させて金属粒子同士を焼結させて接合する方法では、接合後の金属粒子はバルク金属へと変化すると同時に接合界面では金属結合により接合されているため、非常に高い耐熱性と高放熱性を有する。
しかし、粒径が100nm以下の有機物を被膜した銀ナノ粒子を用いた接合方法では、貴金属に対しては優れた接合強度が得られるものの、ニッケル(Ni)や銅(Cu)に対しては十分な接合強度が得られないという課題がある。
これに対して、特許文献1には、Ni又はCu電極に対して優れた接合強度が得られる接合技術として、酸化第二銅(CuO)粒子と有機物からなる還元剤を含む接合材料を用いて、還元雰囲気下において接合を行う方法が提案されている。本方法は、加熱還元時に100nm以下の銅粒子を生成させ、銅粒子同士を焼結させて接合する方法である。
最近の半導体装置においては価格の低減要請や希少金属の確保の困難性等の理由から金、銀、パラジウム等の貴金属を使用した電極に代えて、NiやCuを電極材料として用いる半導体装置の開発が行われている。このような背景からNiやCuからなる電極に好適な接合材料の探索、開発が要請されている。特許文献1に記載の酸化第二銅(CuO)粒子を用いた接合技術は、従来のナノ粒子接合と比較してNiやCuに対する接合性を改善することができ、Ni電極又はCu電極用の接合材料として期待できる。
しかしながら、本発明者らが検討したところ、特許文献1に記載の接合方法では初期の接合強度は優れているが、長期的な接合信頼は不十分であり改善の余地があることが判明した。図11は特許文献1に記載の方法によってNi及びCuに接合した従来材の接合部の温度サイクル耐性を示したものである。本検討では、酸化第二銅粒子として平均粒径1μm程度の市販材料5種を用いて、接合温度を300℃、加圧力を1.0MPa一定とし、水素中でニッケル及び銅電極への接合を行い、接合試験片を作製した。この接合試験片を用いて、-55℃から150℃の温度サイクル回数に対する接合強度推移を測定した。ここでは、市販材料5種のうち、初期強度が一番高い接合試験片の結果を図11に示す。縦軸の強度値は銅電極に対するせん断強度の初期値で規格化した。その結果、Ni電極、Cu電極とも少回数から強度劣化が大きく、Ni電極に対しては100回で強度が0、Cu電極に対しては300回で強度が0、すなわち完全に破断した状態となった。温度サイクル試験では、一般的に1000回以上が目標とされることが多い。これを考慮すると、初期には良好に接合できていても、本材料による接合では長期信頼性が確保できないことが判明した。なお、他の市販材料も同様の傾向を示し、図11と同等かそれよりも強度劣化が大きい結果であった。この原因を詳細に調べたところ、特許文献1で示している通り、接合部界面では約10nmほどのNiとCuが相互拡散している領域があることが判ったが、相互拡散が生じていない領域もあり、接合部全体にわたって良好な金属接合になっていないことが判った。特に相互拡散の生じていない領域では、CuとNiが接触しているだけの状態であり、このことが繰り返し加わる応力、ひずみに対して強度耐性を欠落させたものと考えられる。
前述した通り、Cu、Ni電極はパワー半導体モジュールでは大変多く用いられる電極材である。しかしこれまで述べた通り、これらの電極に対して信頼性の高い接合が確保できず、大きな課題として残っていた。
本発明の目的は、銅焼結層からなる接合層とNi電極またはCu電極との接合部における長期接合信頼性が向上された半導体装置を提供することにある。
前述の課題を解決するため、素材を酸化第一銅(Cu2O)、酸化第二銅(CuO)とし、先ず酸化銅の還元作用を示す有機化合物の探索を目的として第一原理計算による還元反応経路の計算を行った。その結果、酸化第一銅よりも酸化第二銅の方が還元し易いことが判った。この結果を基に、上記課題を解決するために本発明者らが誠意検討した結果、単結晶あるいは多結晶体で結晶性を有する酸化第二銅粒子を主材とする接合材料を用いて、還元雰囲気下、多段階加熱と加圧を加えて接合を行うことでNi電極、及びCu電極に対して優れた接合強度と長期信頼性が得られることを見出した。ここで、還元雰囲気下とは、酸化第二銅粒子を接合時に還元できる雰囲気であり、水素雰囲気やギ酸を含む還元ガス雰囲気の他、接合材料中に酸化第二銅粒子を還元するための還元剤を含ませた環境を意味する。
本発明の半導体装置は、電子部品同士が銅焼結層からなる接合層を介して電気的に接続された構成を備え、前記接合層は、表面がニッケルからなる電極又は接続端子と接合されており、前記接合層と前記電極又は接続端子の接合界面において、前記電極又は接続端子表面のニッケルの結晶粒界に前記接合層の銅が拡散しており、その拡散量が前記焼結層に拡散するニッケルの拡散量よりも多いことを特徴とする。
また、本発明の半導体装置は、酸化銅粒子を主材とする接合材料を用いた銅焼結層からなる接合層を介して電子部品同士を電気的に接続した構成を備えており、前記接合材料の酸化銅粒子は、単結晶あるいは多結晶体で構成される70%以上が結晶質の粒子で構成されており、前記接合層が前記接合材料を第1の温度で加熱及び加圧を行った後、前記第1の温度より高い第2の温度で加熱することによって形成されており、表面が銅またはニッケルからなる電極又は接続端子と接合されていることを特徴とする。
本発明により、銅焼結層からなる接合層とNi電極またはCu電極との接合部における長期接合信頼性が向上された半導体装置が提供される。
以下、本発明について詳細に説明する。本発明者らが誠意検討した結果、特定の接合材を用いて接合を行うことにより、Cu、Ni電極に対して優れた接合強度が得られることを見出した。すなわち、単結晶あるいは多結晶体で結晶性を有する酸化第二銅(CuO)粒子を主材とする接合材料を用意し、還元雰囲気下、多段階加熱と加圧を加えて接合を行うことでCu、Ni電極に対して優れた接合強度と長期接合信頼性が得られることが分かった。ここで、単結晶あるいは多結晶体で結晶性を有するCuO粒子(以下、高結晶性CuO粒子という)は、少なくともエックス線回折(XRD)分析で明らかにピークが認められ、かつ透過電子顕微鏡(TEM)で格子模様が確認できるものであり、CuO粒子材の70%以上が結晶質であることが望ましい。このような結晶性に優れた高結晶性CuO粒子は、例えば、水相反応法を用いた合成を用いることで作製することができる。水相反応法を用いて合成条件を調整することによって、少なくともCuO粒子の結晶質の割合を40~80の範囲で調整できることを確認している。また、結晶性の高いCuO粒子が作製できれば、他の合成法を用いてもよい。結晶質の割合は透過電子顕微鏡によって撮影したCuO粒子材像から非晶質部、結晶質部を分け、二値化処理によって判断できる。
図5に本発明の接合部位に対して行った接合強度評価結果を示す。高結晶性CuO粒子を主材とする接合材料を用いて、還元雰囲気下、多段階加熱と加圧を加えてNi電極との接合を行った。本評価では、水相反応法を用いた合成により高結晶性CuO粒子を作製した。[Cu]0.01mol/lの硝酸銅溶液を主材とし、酸化還元反応促進剤として1mol/lのNaOHを加え、窒素によるバブリング撹拌、及び反応温度20℃一定として24時間続けることにより合成した。さらに回収したCuO粉に対して80℃で窒素中加熱し、未反応部の反応促進、及び不純物除去を行い、平均粒径0.5μmの高結晶性CuO粒子を得た。この高結晶性CuO粒子はXRDにより確認した結果、一部に非晶質部はあるものの結晶性が良好であった。高結晶性CuO粒子の結晶質の割合は70%であった。
上記で作製した平均粒径0.5μmの高結晶性CuO粒子とジエチレングリコールモノブチルエーテル溶剤の混合材を接合材料とした。Ni電極の表面に接合材料を配置した状態で、(1)50℃の熱を約3分間加え、同時に1.0MPaの圧力を大気中で加え、(2)加圧を加えたまま水素雰囲気中で温度を250℃に上昇させ、5分間保持することでNi電極への接合を行った。比較として図11に示した一般市販材のCuO粒子(以下、1材という)の測定結果も示した。図6の縦軸はせん断強度を示し、1材のNi電極に対するせん断強度値で規格化したものである。その結果、接合強度は従来材より約20%向上し、強固な接合が達成されていることが示唆された。
図6は、図5の評価で用いた接合材料を用いて12mm×12mmのIGBTチップと窒化珪素回路基板を接合したサンプルに対して、温度サイクル試験実施後のクラック伸展率を示したものである。クラック伸展率は接合面の長さに対する比である。横軸は温度サイクル回数である。IGBTの接合面(コレクタ側)の電極構造はAl/Ti/Niで最表面はNiである。また、接合相手の窒化珪素回路基板の配線は、表面にNiめっきが施された銅配線である。IGBTチップのコレクタ電極と窒化珪素回路基板の配線との間に接合材料を配置した状態で、(1)50℃の熱を約3分間加え、同時に1.0MPaの圧力を大気中で加え、(2)加圧を加えたまま水素雰囲気中で温度を300℃に上昇させ、5分間保持することでIGBTチップのコレクタ電極と窒化珪素回路基板の配線とを銅焼結層を介して接合した。比較として図11に示した一般市販材のCuO粒子(1材)を用い、同様の接合試験サンプルを作製し、同様の試験に供した。図6において、温度サイクル回数に対してクラックの伸展が1材を用いて作製した比較サンプルより遅いことが判った。1材サンプルは200回を超えると急激に増加し、300回で約40%伸展し、1000回で80%以上になり破断した。図7は温度サイクル試験後の各サンプル断面の模式図を示したものである。1材サンプルではクラックは焼結銅層内部の他、チップ側電極界面、あるいは電極側界面にほぼ一直線に伸展している領域が一部にあることが判った。1材は前述したとおり、接合部界面において、相互拡散領域と相互拡散が総じていない領域が混在していた。この状態が反映され、相互拡散領域は界面破断にはならないが、相互拡散がない領域はこのような界面破断に至っていると考えられる。一方、本発明の接合部では、接合部端部がクラック起点ではあるがチップ側、あるいは電極側電極との界面には伸展せず、焼結銅中に、定まった方向では無く複雑な方向に伸展していることが判った。このことは界面が非常に強い接合状態であることを示す。このため破断、クラック伸展が界面に生じることなく、焼結層内で伸展していった。このような界面破断のない破断モードを呈することはモジュール設計に欠かすことのできない指標である。界面破断が支配的であると寿命策定ができず、信頼性設計が困難、あるいは不可能である。
本評価で作製したNi電極との接合部の状態を図8に示す。EBSDによる結晶方位分布測定、TEM-EDXによる元素分布測定を行った結果、図8に示したように、Ni電極からなる相手電極との接合部界面にCuの高密度接合層がNiの結晶成長方向と略同一面方向に結晶成長し、この結晶粒による接合層を接合部界面に形成している。したがって、この銅の高密度接合層は内側(電極表面から遠ざかる方向)の銅の焼結層に比べて空洞部の存在割合が少ない構成となっている。また、TEM-EDXによる元素分布測定の結果、図8に示すように同一面方向に成長した結晶粒内にはNiとCuの界面が存在していることが確認された。また、同一面方向に成長した結晶粒のNi側表面の結晶粒界に拡散したCuが存在することが確認された。一方、同一面方向に成長した結晶粒のCu側表面の結晶粒界に拡散したNiはほとんど確認されず、Ni側表面の結晶粒界へのCuの拡散量の方が、Cu側表面の結晶粒界へのNiの拡散量よりも多いことが確認された。このように、接合界面に高密度接合層が形成され、Ni電極の結晶粒界にCuが拡散した構造によって、強固な接合が達成され、長期信頼性が向上していると考えられる。一方、1材を用いた接合部では本発明の接合部のようなNi側表面の結晶粒界にCuが拡散した構造は得られていなかった。
本評価で作製したNi電極との接合部の状態を図8に示す。EBSDによる結晶方位分布測定、TEM-EDXによる元素分布測定を行った結果、図8に示したように、Ni電極からなる相手電極との接合部界面にCuの高密度接合層がNiの結晶成長方向と略同一面方向に結晶成長し、この結晶粒による接合層を接合部界面に形成している。したがって、この銅の高密度接合層は内側(電極表面から遠ざかる方向)の銅の焼結層に比べて空洞部の存在割合が少ない構成となっている。また、TEM-EDXによる元素分布測定の結果、図8に示すように同一面方向に成長した結晶粒内にはNiとCuの界面が存在していることが確認された。また、同一面方向に成長した結晶粒のNi側表面の結晶粒界に拡散したCuが存在することが確認された。一方、同一面方向に成長した結晶粒のCu側表面の結晶粒界に拡散したNiはほとんど確認されず、Ni側表面の結晶粒界へのCuの拡散量の方が、Cu側表面の結晶粒界へのNiの拡散量よりも多いことが確認された。このように、接合界面に高密度接合層が形成され、Ni電極の結晶粒界にCuが拡散した構造によって、強固な接合が達成され、長期信頼性が向上していると考えられる。一方、1材を用いた接合部では本発明の接合部のようなNi側表面の結晶粒界にCuが拡散した構造は得られていなかった。
図8に示した特徴的な界面構造が形成される詳細なメカニズムは不明であるが、結晶性が良好な高結晶性CuO粒子を用いること、多段階加熱と加圧を用いた還元接合法を採用することが重要な点である。まず、多段階加熱と加圧を用いた還元接合法を用いることによって銅の高密度接合層が形成される。この際、結晶性が良好な高結晶性CuO粒子を用いることによって、より低温で還元され、還元時にCuO周辺から数10ナノメートルの銅粒子が生成されることによって、Niの結晶粒界へのCuの拡散が促進されたものと考えられる。
図9に、図5の評価で用いた高結晶性CuO粒子と一般市販材のCuO粒子5種(1材~5材)の非晶質割合を測定した結果を示す。非晶質割合は各粒子材をTEM観察し、その画像データより結晶部と非晶質部を2値化処理して分け、非晶質部の割合を算出した。縦軸はその割合を示し、1材の割合値で規格化した。これによると1材に対し、非晶質の割合が2、3材は20%、4、5材は10%多い。逆に本発明で用いた高結晶性CuO粒子では1材に対して非晶質の割合が30%少なく、換言すれば結晶性が良好と言える。
次に、図5の評価で用いた高結晶性CuO粒子と一般市販材のCuO粒子5種(1材~5材)について、水素雰囲気中の還元温度を調べた結果を図10に示す。縦軸は還元温度を示し、1材の還元温度で規格化した。これによると、1材以外の一般市販材はすべて1材より還元温度が高い結果となった。一方、高結晶性CuO粒子では1材に比べて還元温度が約20%低いことが確認できた。この結果は図9に示した非晶質の割合の傾向とほぼ一致しており、非晶質の割合が多いほど還元温度が高くなっている。すなわち、結晶性に優れる高結晶性CuO粒子の方が低温還元に有利であることが確認された。このようにCuO粒子の中でも結晶状態の違いにより低温還元性に違いがあることを見出したことが本発明の根幹になっている。また、還元温度と接合強度の傾向も一致しており、還元温度と強度との間に相関があることが判った。つまり、結晶性が高く、還元温度の低いCuO粒子の方が高い接合強度が得られる。図5の評価で用いた高結晶性CuO粒子では、還元時には母材のCuO周辺から数10ナノメートルの銅粒子が生成され、これらが素早く焼結し、低温焼結接合に至ることをSEM観察により確認している。これに対して、非晶質部の多い一般市販材では還元温度が高いうえに銅微粒子の生成量が少なく、焼結接合がなされ難い。これが接合性の悪い理由である。この結果から、高結晶性CuO粒子を用いることでNiの結晶粒界にCuが拡散した特徴的な界面構造が形成され、その結果、優れた接合信頼性を得られていると考えられる。
本発明では、CuO粒子を非晶質ではなく、単結晶、あるいは多結晶体で結晶性を有する粒子とすることによって、低温でCuOが還元され、その際に平均粒径が100nm以下の銅粒子が作製され、金属粒子同士が相互に融合することで接合を達成している。
平均粒径が100nm以下の銅粒子が作製され、銅粒子同士が相互に融合し、接合に至る機構は、(1)生成した100nm以下の銅粒子が相手電極表面に高密度焼結層形成、(2)高密度焼結層は相手の金属電極板全体にわたり、特に接合部界面においては電極の面方位方向と同一方向に形成し、(3)かつ高密度焼結層を構成する元素、すなわち銅が相手電極の結晶粒界に拡散し、(4)さらに高密度焼結層の形成に寄与しなかった銅粒子同士の融合によって高密度焼結層よりも空洞部の存在割合が多い銅焼結層を形成し、接合が達成される。機構(1)、(2)、(3)および(4)に示したような接合部界面構造が本発明の特徴である。特に(2)(3)は、CuO還元時に生成したCuナノ粒子はその表面が非常に活性なため相手電極に拡散しやすく、相手電極との間で良好な金属接合を得るための前駆体となっている。すなわち接合界面において接合する両金属元素が拡散を伴う金属的な接合を達成しており、このことが強固な界面強度を得る下地となっており、長期信頼性が確保できる要因となっている。根本的には、還元しやすい、つまりより低温で還元できるCuO粒子が必要で、このためには前述したように結晶性の良いCuO粒子が必要である。
なお、この界面構造の特徴を確認するには、図8に示すように、まず焼結層か否かの確認は接合界面に形成した空洞、すなわち焼結欠陥部を観る事で判る。次にEBSDによる結晶方位分布測定、TEM-EDXによる元素分布測定を実施することで確認できる。
CuO粒子は還元剤の存在下では、200℃以下で100nm以下の銅粒子が作製され始めることから、従来困難であった250℃以下の低温でも接合を達成することが可能である。特に前記接合機構(1)にある相手電極表面に高密度焼結層を形成させるには、接合材料を銅粒子が作製される温度以下で保持し、その後、銅粒子焼結に必要な温度に昇温して保持する多段階加熱することによってより促進される。
また、接合中においてその場で粒径が100nm以下の銅粒子が作製されるため、有機物で表面を保護した銅粒子の作製が不要であり、接合用材料の製造、接合プロセスの簡易化、接合材料の大幅なコストダウンを達成することが可能である。
なお、以上の説明では相手電極がNi電極の場合について説明したが、Ni電極の場合と同様に相手電極がCu電極の場合にも一般市販材の1材よりも初期接合強度、温度サイクル試験によるクラック進展ともに優れた結果が得られた。具体的には、初期接合強度は1材よりも約20%向上しており、温度サイクル1000回においてもクラック進展率は10%以下であった。よって、相手電極がCu電極の場合にも図8で示した状態と同様の現象が生じて、強固な接合が達成されていると考えられる。
本発明では、単結晶あるいは多結晶体で結晶性を有するCuO粒子を主材とする接合用材料が適用される。CuO粒子は還元接合時にCuOを還元して100nm以下のCu粒子を生成する銅粒子前駆体である。CuO粒子の平均粒径は1nm~5μmとすることが好ましい。これは、銅粒子前駆体中における銅含有量が高く、接合時における体積収縮が小さく、かつ分解時に酸素を発生して有機物の酸化分解を促進するからである。平均粒径が5μmより大きくなると、接合過程において粒径が100nm以下の銅粒子が生成されにくくなり、これによって銅粒子間の隙間が多くなり、緻密な接合層を得ることが困難になる。一方、1nm以上としたのは、平均粒子が1nm以下の酸化第二銅の銅粒子前駆体を実際に作製することが技術的に困難なためである。なお、CuO粒子は還元されて100nm以下のCu粒子を生成されることから、CuO粒子の平均粒径は有機物による被覆を必要としない100nmよりも大きくすることが、取扱い性、粒子作製のコストや有機物の残渣を低減する観点から好ましい。
接合材料にはCuO粒子を還元するための有機物からなる還元剤が混合される。有機物からなる還元剤としては、アルコール類、カルボン酸類、アミン類から選ばれた1種以上の混合物を用いることができる。
金属粒子前駆体と有機物からなる還元剤の組み合わせとしては、これらを混合することにより金属粒子を作製可能なものであれば特に限定されないが、接合用材料としての保存性の観点から、常温で金属粒子を作製しない組み合わせとすることが好ましい。
また、接合材料中には比較的粒径の大きい平均粒径50μm~100μmの金属粒子を混合して用いることも可能である。これは接合中において作製された100nm以下の金属粒子が、平均粒径50μm~100μmの金属粒子同士を焼結させる役割を果たすからである。また、粒径が100nm以下の金属粒子を予め混合しておいてもよい。この金属粒子の種類としては、金、銀、銅、ニッケルなどがあげられる。その添加金属の割合は3wt%程度が実際的である。
また、粒径が100nm以下の他の金属粒子を予め混合しておいても良い。例えば、この銅粒子前駆体が主材であることは変わりないが、これに他の金属粒子を添加することも可能であり、添加する金属粒子の種類としては、金、銀、銅、ニッケル等があげられ、その添加金属の割合は3wt%程度が実際的である。
更に本発明でいうCu電極やNi電極は、全体をCuやNiで形成した電極はもちろんのこと、表面にCuやNiをメッキした電極や、表面にCuやNiが露出したクラッド材による電極等を意味し、要は電極表面にCuやNiが存在している電極を意味するものである。
本発明で使用する接合材料は有機溶剤に溶けたペースト状の態様を呈しており、電極への塗布方法は種々あるが以下にその代表的な方法を説明する。例えば、
(1) 塗布部分を開口したメタルマスクやメッシュ状マスクを用いて必要部分にのみ 塗布を行う方法
(2) ディスペンサを用いて必要部分に塗布する方法
(3) シリコーンやフッ素等を含む撥水性の樹脂を必要な部分のみ開口したメタルマスクやメッシュ状マスクで塗布したり、感光性のある撥水性樹脂を基板あるいは電子部品上に塗布し、露光および現像することにより接合材料のペーストを塗布する部分を除去し、その後に接合材料のペーストをその開口部に塗布する方法
(4) 撥水性樹脂を基板あるいは電子部品に塗布後、接合材料のペーストを塗布した塗布部分をレーザーにより除去し、その後に接合材料のペーストをその開口部に塗布する方法
等がある。これらの塗布方法は接合する電極の面積や形状に応じて組み合わせて実施することが可能である。
(1) 塗布部分を開口したメタルマスクやメッシュ状マスクを用いて必要部分にのみ 塗布を行う方法
(2) ディスペンサを用いて必要部分に塗布する方法
(3) シリコーンやフッ素等を含む撥水性の樹脂を必要な部分のみ開口したメタルマスクやメッシュ状マスクで塗布したり、感光性のある撥水性樹脂を基板あるいは電子部品上に塗布し、露光および現像することにより接合材料のペーストを塗布する部分を除去し、その後に接合材料のペーストをその開口部に塗布する方法
(4) 撥水性樹脂を基板あるいは電子部品に塗布後、接合材料のペーストを塗布した塗布部分をレーザーにより除去し、その後に接合材料のペーストをその開口部に塗布する方法
等がある。これらの塗布方法は接合する電極の面積や形状に応じて組み合わせて実施することが可能である。
本接合材料を用いた接合では、接合過程で銅粒子前駆体から粒径が100nm以下の銅粒子を生成し、高密度接合層における有機物を排出しながら粒径が100nm以下の銅粒子の拡散接合による金属結合を行うため、所定の温度に保つための加熱と、0.01~5MPaの圧力を加えて接合することが望ましい。
Ni電極やCu電極の接合過程においては、接合材料の主材が高結晶性CuO粒子であるため接合過程では低い温度で加熱すれば良く、この時の還元剤の還元作用によって純銅の粒子を生成させ、この純銅の粒子同士は相互に融合してバルク状態となる。
バルク状態になった後の銅の溶融温度は通常のバルクの状態での銅の溶融温度と同じであるので、銅粒子は低温の加熱で溶融し、溶融後はバルクの状態での溶融温度に加熱されるまで再溶融しないという特徴を有する。
この特徴は、上述したようにナノ粒子を用いた場合に低い温度で接合を行うことができ、接合後は溶融温度が高くなることから、その後の他の電子部品を接合している際に接合部が再溶融しないという長所をもたらすことになる。
また、接合後の高密度接合層及び焼結層の熱伝導率は50~390W/mKとすることが可能であり放熱性にも優れている。さらに前駆体が銅酸化物であるため低価格にできるという長所もある。
尚、本発明の接合過程のプロセス雰囲気は窒素雰囲気、水素雰囲気、ギ酸を含んだ還元雰囲気、非酸化雰囲気のもとで接合プロセスを実行することができる。ここで、プロセス雰囲気を還元ガス雰囲気とした場合には、有機物からなる還元剤を省略することも可能である。
還元雰囲気を用いた接合方法の一例を述べる。接合材料は高結晶性CuO粒子と有機溶剤の混合物を用いて行うことができ、高結晶性CuO粒子90wt%と10wt%のαテルピネオール溶剤を混合した接合材料を接合すべきCu電極やNi電極の塗布部分にメタルマスクによって印刷する。
このとき40℃で10分に亘り塗布した接合材料を乾燥、固化させ、更にその上に厚さの異なるメタルマスクで再び上述の接合材料を塗布する2度塗りを行っても良い。その上に半導体素子を配置する。このとき半導体素子に超音波振動を加え、接合材料の濡れを増加させるとより良好に接合できる。
この後、0.1MPaで加圧状態にした後にその状態を維持したままで、95vol%の窒素と、5vol%のギ酸を混合した還元雰囲気下で常温から5℃/minの昇温速度で温度を250℃まで上昇させて10分間に亘りこの状態を維持することで良好な接合状態を得ることができる。
この様な接合プロセスを実行することにより、Cu電極やNi電極と還元雰囲気中でCuOが還元されたCu粒子との間に高密度接合層を形成し、更に還元雰囲気中で温度を250℃に上昇させてバルク状態のCuを融合してCu粒子を焼結させて銅の焼結層を形成するものである。
以上の接合プロセスはギ酸を加えた還元雰囲気での接合プロセスを示したものであるが、水素雰囲気を用いても良好な接合が得られるものである。
次にこの水素雰囲気を用いた接合方法の一例を述べる。接合材料は高結晶性CuO粒子と有機溶剤の混合物を用いて行うことができ、高結晶性CuO粒子85wt%と、15wt%のトリエチレングリコール溶剤を混合した接合材料を接合すべきCu電極やNi電極の塗布部分にメタルマスクによって印刷して、その上に半導体素子を配置する。
この後、0.1MPaで加圧状態にした後にその状態を維持したままで、水素雰囲気下で常温から30℃/minの昇温速度で温度を250℃まで上昇させて10分間に亘りこの状態を維持することで良好な接合状態を得ることができる。
以上の接合材料と接合方法を経て接合された界面構造は、図8に示したように以下の特徴を有しており、非常に高い接合強度を有する。
(1)接合層とNi電極又は接続端子の接合界面において、電極又は接続端子表面のNiの結晶粒界に接合層のCuが拡散しており、その拡散量が焼結層に拡散するNiの拡散量よりも多い。
(2)接合層とNi電極又は接続端子の接合界面にNiの結晶面方位と同一面方向に成長した銅焼結層の結晶粒を有し、同一面方向に成長したNiおよびCuからなる結晶粒のNi側表面の結晶粒界にCuが分布している。
(3)同一面方向に成長したNiおよびCuからなる結晶粒内にはCuとNiの界面がある。
(4)接合層はNi電極又は接続端子との接合界面側にその内側よりも密度の高い高密度接合層を有する。
(1)接合層とNi電極又は接続端子の接合界面において、電極又は接続端子表面のNiの結晶粒界に接合層のCuが拡散しており、その拡散量が焼結層に拡散するNiの拡散量よりも多い。
(2)接合層とNi電極又は接続端子の接合界面にNiの結晶面方位と同一面方向に成長した銅焼結層の結晶粒を有し、同一面方向に成長したNiおよびCuからなる結晶粒のNi側表面の結晶粒界にCuが分布している。
(3)同一面方向に成長したNiおよびCuからなる結晶粒内にはCuとNiの界面がある。
(4)接合層はNi電極又は接続端子との接合界面側にその内側よりも密度の高い高密度接合層を有する。
以上で説明した接合材、接合方法を半導体装置の電極の接合に用いることにより、優れた接合信頼性を得ることが可能となる。
本発明の一実施例になる半導体装置を図面に従い詳細に説明するが、本発明は以下の実施形態に限定されるものではない。
(実施形態1)
図1,図2は本発明を適用した絶縁型半導体装置を示したものであり、図1は平面図、図2は図1のA-A’の断面図を示したものである。
(実施形態1)
図1,図2は本発明を適用した絶縁型半導体装置を示したものであり、図1は平面図、図2は図1のA-A’の断面図を示したものである。
本実施形態において、半導体素子101の一方の面は、図示しないコレクタ電極が、水相反応法を用いた合成で作製した88wt%の高結晶性CuO粒子(接合後は純銅化)と12wt%のジエチレングリコールモノブチルエーテルを混合した接合材料によって形成された接合層105によって、セラミックス絶縁基板103上の配線層102に接合されている。セラミックス絶縁基板103は支持部材110にはんだ層109を介して接合されている。セラミックス絶縁基板103と配線層102をもって配線基板と称する。配線層102は表面にNiめっきを有する銅配線である。コレクタ電極の電極構造はAl/Ti/Niで最表面はNiである。接合層105は厚さ80μmである。半導体素子101の他方の面は、エミッタ電極が接続用アルミワイヤ201を用いて接合されており、アルミワイヤ201はセラミックス絶縁基板上の配線102に接合されている。なお、図1における他の符号は、それぞれ、ケース111、外部端子112、ボンディングワイヤ113、封止材114を示している。
接合材料を接合すべき部材の個所にメタルマスクによって印刷し、その上に半導体素子を配置する。このとき40℃10分で塗布した接合材料を固化させ、さらにその上に厚さの異なるメタルマスクで再び接合材料を塗布する2度塗りを加えても良い。また、半導体素子に超音波振動を加え、接合材料の濡れを増加させるとより良好に接合できる。この後、0.5MPaで加圧状態にする。その状態で窒素中60℃の熱を約10分間加える。次に水素中で温度を250℃に上昇させ、5分間保持する。このときにも圧力は加えたままとしたが、2段目の加熱では加圧を加えなくてもよい。
(実施形態2)
図1,図2を用いて、他の実施例を述べる。本実施形態において、実施形態1と同様、半導体素子101の一方の面は、図示しないコレクタ電極が、水相反応法を用いた合成で作製した88wt%の高結晶性CuO粒子(接合後は純銅化)と12wt%のジエチレングリコールモノブチルエーテルを混合した接合材料によって形成された接合層105によって、セラミックス絶縁基板103上の配線層102に接合されている。セラミックス絶縁基板103は支持部材110にはんだ層109を介して接合されている。セラミックス絶縁基板103と配線層102をもって配線基板と称する。配線層102は表面にNiめっきを有する銅配線である。コレクタ電極の電極構造はAl/Ti/Niで最表面はNiである。接合層105は厚さ80μmである。半導体素子101の他方の面は、エミッタ電極が接続用アルミワイヤ201を用いて接合されており、アルミワイヤ201はセラミックス絶縁基板上の配線102に接合されている。
(実施形態2)
図1,図2を用いて、他の実施例を述べる。本実施形態において、実施形態1と同様、半導体素子101の一方の面は、図示しないコレクタ電極が、水相反応法を用いた合成で作製した88wt%の高結晶性CuO粒子(接合後は純銅化)と12wt%のジエチレングリコールモノブチルエーテルを混合した接合材料によって形成された接合層105によって、セラミックス絶縁基板103上の配線層102に接合されている。セラミックス絶縁基板103は支持部材110にはんだ層109を介して接合されている。セラミックス絶縁基板103と配線層102をもって配線基板と称する。配線層102は表面にNiめっきを有する銅配線である。コレクタ電極の電極構造はAl/Ti/Niで最表面はNiである。接合層105は厚さ80μmである。半導体素子101の他方の面は、エミッタ電極が接続用アルミワイヤ201を用いて接合されており、アルミワイヤ201はセラミックス絶縁基板上の配線102に接合されている。
接合材料を接合すべき部材の個所にメタルマスクによって印刷し、その上に半導体素子を配置する。このとき40℃10分で塗布した接合材料を固化させ、さらにその上に厚さの異なるメタルマスクで再び接合材料を塗布する2度塗りを加えた。この後、0.5MPaで加圧状態にする。その状態で窒素中60℃の熱を約10分間加える。次に水素中で温度を250℃に上昇させ、5分間保持することにより半導体素子を搭載した。
ここで、セラミックス絶縁基板103よりも配線層102が厚く、熱放散に優れた構造としている。本発明構造であれば、前述したように界面の接合強度が非常に強く、かつ繰り返し付加される熱応力に対する耐性が高いため、従来ならば接合部にひずみが増大するために実現できなかった配線層の厚板化を実現することができる。
(実施形態3)
図3を用いて、他の実施形態を述べる。本実施形態において、実施形態1と同様、半導体素子101の一方の面は、図示しないコレクタ電極が、水相反応法を用いた合成で作製された88wt%の高結晶性CuO粒子(接合後は純銅化)と12wt%のジエチレングリコールモノブチルエーテルを混合した接合材料によって形成された接合層105によって、セラミックス絶縁基板103上の配線層102に接合されている。配線層102は表面にNiめっきを有する銅配線である。コレクタ電極の電極構造はAl/Ti/Niで最表面はNiである。ここで、セラミックス絶縁基板103よりも配線層102が厚く、熱放散に優れた構造としている。さらに図1に示された支持部材110、はんだ109を省き、簡素化した構造の半導体装置も実現できる。
(実施形態4)
次に、別の実施形態による半導体装置の例について説明する。
(実施形態3)
図3を用いて、他の実施形態を述べる。本実施形態において、実施形態1と同様、半導体素子101の一方の面は、図示しないコレクタ電極が、水相反応法を用いた合成で作製された88wt%の高結晶性CuO粒子(接合後は純銅化)と12wt%のジエチレングリコールモノブチルエーテルを混合した接合材料によって形成された接合層105によって、セラミックス絶縁基板103上の配線層102に接合されている。配線層102は表面にNiめっきを有する銅配線である。コレクタ電極の電極構造はAl/Ti/Niで最表面はNiである。ここで、セラミックス絶縁基板103よりも配線層102が厚く、熱放散に優れた構造としている。さらに図1に示された支持部材110、はんだ109を省き、簡素化した構造の半導体装置も実現できる。
(実施形態4)
次に、別の実施形態による半導体装置の例について説明する。
図4はワイヤボンディングではなく、銅などの金属板で結線した半導体装置の例である。半導体素子101のコレクタ電極106’と配線層102が高結晶性CuO粒子を主材とする接合材料によって形成された接合層105で接合されている。高結晶性CuO粒子を主材とする接合材料によって形成された接合層105は、半導体素子のエミッタ電極106と接続用端子201の接合部、及び接続用端子201と配線層104の接合部にも、同様の構成で適用されている。配線層102,104は表面にNiめっきを有する銅配線である。接続用端子201は銅または銅合金で構成され、その表面にNiめっきを有する。コレクタ電極、エミッタ電極の電極構造はそれぞれAl/Ti/Ni、Al/Niで最表面はNiである。それぞれの接合層105は個別に接合してもよいし、同時に接合してもよい。本実施形態では、水相反応法を用いた合成で作製した高結晶性CuO粒子90wt%とトリエチレングリコール10wt%を混合した接合材料を用い、これを接合すべき部材の間にメタルマスクを用いて塗布し、その状態で60℃の熱を約10分間加え、同時に1.0MPaの圧力を水素雰囲気中で加える。次に温度を250℃に上昇させ、5分間保持する。このときにも圧力は加えたままで作製した。
本構造のパワー半導体モジュールは、半導体素子101と熱膨張係数が約9ppm/℃の絶縁配線基板とが、熱膨張係数約16ppm/℃の接合材を介して接合されているため、高温環境で顕著になる各部材の熱膨張差に起因する熱応力を小さくすることができる。理想的には接合材の熱膨張係数を配線基板のそれに一致させることで、接合材に生じる熱応力が最小になり、長期信頼性が向上する。
本発明の半導体装置は各種の電力変換装置に適用することができる。電力変換装置に本発明の半導体装置を適用することによって、高温環境の場所に搭載でき、かつ専用の冷却器を持たなくても長期的な信頼性を確保することが可能になる。
また、インバータ装置及び電動機は、電気自動車にその動力源として組み込むことができる。この自動車においては、動力源から車輪に至る駆動機構を簡素化できたため、ギヤーの噛込み比率の違いにより変速していた従来の自動車に比べ、変速時のショックが軽減され、スムーズな走行が可能で、振動や騒音の面でも従来よりも軽減することができる。更に、本実施例の半導体装置を組み込んだインバータ装置は冷暖房機に組み込むことも可能である。この際、従来の交流電動機を用いた場合よりも高い効率を得ることができる。これにより、冷暖房機使用時の電力消費を低減することができる。また、室内の温度が運転開始から設定温度に到達するまでの時間を、従来の交流電動機を用いた場合よりも短縮できる。
これらの効果は、半導体装置が他の流体を撹拌又は流動させる装置、例えば洗濯機、流体循環装置等に組み込まれた場合でも享受できる。
101…半導体素子、102…配線層、103…セラミックス絶縁基板、104…配線層、105…接合層、106…エミッタ電極、110…支持部材、201…接続用端子
Claims (9)
- 電子部品同士が銅焼結層からなる接合層を介して電気的に接続された構成を備える半導体装置において、
前記接合層は、表面がニッケルからなる電極又は接続端子と接合されており、
前記接合層と前記電極又は接続端子の接合界面において、前記電極又は接続端子表面のニッケルの結晶粒界に前記接合層の銅が拡散しており、その拡散量が前記焼結層に拡散するニッケルの拡散量よりも多いことを特徴とする半導体装置。 - 請求項1に記載の半導体装置において、前記接合層と前記電極又は接続端子の接合界面にニッケルの結晶面方位と同一面方向に成長した銅焼結層の結晶粒を有し、同一面方向に成長したニッケルおよび銅からなる結晶粒のニッケル側表面の結晶粒界に銅が分布していることを特徴とする半導体装置。
- 請求項2に記載の半導体装置において、同一面方向に成長したニッケルおよび銅からなる結晶粒内には銅とニッケルの界面があることを特徴とする半導体装置。
- 請求項2に記載の半導体装置において、前記接合層は前記電極又は接続端子との接合界面側にその内側よりも密度の高い高密度接合層を有していることを特徴とする半導体装置。
- 請求項1に記載の半導体装置において、前記接合層を介して電気的に接続される前記電子部品が、半導体素子の電極と配線が形成された絶縁回路基板であることを特徴とする半導体装置。
- 請求項5に記載の半導体装置において、前記絶縁回路基板が配線と窒化物系絶縁板とで構成され、前記配線の厚みが前記窒化物系絶縁板よりも厚いことを特徴とする半導体装置。
- 請求項1に記載の半導体装置において、
主電流の入出力に上下2面の電極を用いる複数の半導体素子と、
前記半導体素子と電気的に接続される配線が形成された絶縁回路基板と、
前記半導体素子の上面電極と前記絶縁回路基板とを電気的に接続するための接続端子とを備え、
前記半導体素子の下面電極と前記絶縁回路基板の配線との間、前記半導体素子の上面電極と接続端子との間、および、前記接続端子と前記絶縁回路基板の配線との間の少なくとも一つが前記接合層によって接合されていることを特徴とする半導体装置。 - 酸化銅粒子を主材とする接合材料を用いた銅焼結層からなる接合層を介して電子部品同士を電気的に接続した構成を備える半導体装置において、
前記接合材料の酸化銅粒子は、単結晶あるいは多結晶体で構成される70%以上が結晶質の粒子で構成されており、
前記接合層は、前記接合材料を第1の温度で加熱及び加圧を行った後、前記第1の温度より高い第2の温度で加熱することによって形成されており、表面が銅またはニッケルからなる電極又は接続端子と接合されていることを特徴とする半導体装置。 - 請求項5に記載の半導体装置おいて、前記第1の温度は前記酸化銅粒子が還元されて銅粒子が生成される温度以下であることを特徴とする半導体装置。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2013/072941 WO2015029152A1 (ja) | 2013-08-28 | 2013-08-28 | 半導体装置 |
JP2015533838A JPWO2015029152A1 (ja) | 2013-08-28 | 2013-08-28 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2013/072941 WO2015029152A1 (ja) | 2013-08-28 | 2013-08-28 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015029152A1 true WO2015029152A1 (ja) | 2015-03-05 |
Family
ID=52585771
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2013/072941 WO2015029152A1 (ja) | 2013-08-28 | 2013-08-28 | 半導体装置 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPWO2015029152A1 (ja) |
WO (1) | WO2015029152A1 (ja) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108028206A (zh) * | 2015-10-02 | 2018-05-11 | 三井金属矿业株式会社 | 粘结接合结构 |
CN110431657A (zh) * | 2017-03-24 | 2019-11-08 | 三菱电机株式会社 | 半导体装置及其制造方法 |
WO2020110271A1 (ja) * | 2018-11-29 | 2020-06-04 | 日立化成株式会社 | 接合体及び半導体装置の製造方法、並びに接合用銅ペースト |
US10985104B2 (en) | 2018-03-23 | 2021-04-20 | Kabushiki Kaisha Toshiba | Semiconductor device having electrode pad and electrode layer intervening semiconductor layer inbetween and manufacturing method thereof |
WO2022038833A1 (ja) * | 2020-08-20 | 2022-02-24 | 株式会社日立パワーデバイス | 半導体パワーモジュールおよび半導体パワーモジュールの製造方法 |
WO2021259536A3 (de) * | 2020-06-23 | 2022-07-07 | Siemens Aktiengesellschaft | Verfahren zur kontaktierung eines leistungshalbleiters auf einem substrat sowie leistungshalbleitermodul mit einem leistungshalbleiter und einem substrat |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008177378A (ja) * | 2007-01-19 | 2008-07-31 | Hitachi Ltd | 半導体装置及びその製造方法 |
JP2008244242A (ja) * | 2007-03-28 | 2008-10-09 | Hitachi Ltd | 半導体装置、その製造方法、複合金属体及びその製造方法 |
JP2010010502A (ja) * | 2008-06-30 | 2010-01-14 | Hitachi Ltd | 半導体装置及び接合材料 |
JP2012099384A (ja) * | 2010-11-04 | 2012-05-24 | Hitachi Ltd | 焼結接合剤、その製造方法およびそれを用いた接合方法 |
-
2013
- 2013-08-28 WO PCT/JP2013/072941 patent/WO2015029152A1/ja active Application Filing
- 2013-08-28 JP JP2015533838A patent/JPWO2015029152A1/ja active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008177378A (ja) * | 2007-01-19 | 2008-07-31 | Hitachi Ltd | 半導体装置及びその製造方法 |
JP2008244242A (ja) * | 2007-03-28 | 2008-10-09 | Hitachi Ltd | 半導体装置、その製造方法、複合金属体及びその製造方法 |
JP2010010502A (ja) * | 2008-06-30 | 2010-01-14 | Hitachi Ltd | 半導体装置及び接合材料 |
JP2012099384A (ja) * | 2010-11-04 | 2012-05-24 | Hitachi Ltd | 焼結接合剤、その製造方法およびそれを用いた接合方法 |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI739763B (zh) * | 2015-10-02 | 2021-09-21 | 日商三井金屬鑛業股份有限公司 | 黏結接合構造 |
CN108028206A (zh) * | 2015-10-02 | 2018-05-11 | 三井金属矿业株式会社 | 粘结接合结构 |
CN110431657A (zh) * | 2017-03-24 | 2019-11-08 | 三菱电机株式会社 | 半导体装置及其制造方法 |
US11569169B2 (en) | 2017-03-24 | 2023-01-31 | Mitsubishi Electric Corporation | Semiconductor device comprising electronic components electrically joined to each other via metal nanoparticle sintered layer and method of manufacturing the same |
US10985104B2 (en) | 2018-03-23 | 2021-04-20 | Kabushiki Kaisha Toshiba | Semiconductor device having electrode pad and electrode layer intervening semiconductor layer inbetween and manufacturing method thereof |
CN113166945B (zh) * | 2018-11-29 | 2024-01-02 | 株式会社力森诺科 | 接合体及半导体装置的制造方法 |
JPWO2020110271A1 (ja) * | 2018-11-29 | 2021-10-21 | 昭和電工マテリアルズ株式会社 | 接合体及び半導体装置の製造方法、並びに接合用銅ペースト |
EP3889317A4 (en) * | 2018-11-29 | 2021-11-24 | Showa Denko Materials Co., Ltd. | METHOD OF MANUFACTURING A CONNECTED OBJECT AND SEMICONDUCTOR COMPONENT AND COPPER COMPOUND PASTE |
CN113166945A (zh) * | 2018-11-29 | 2021-07-23 | 昭和电工材料株式会社 | 接合体及半导体装置的制造方法以及接合用铜糊 |
WO2020110271A1 (ja) * | 2018-11-29 | 2020-06-04 | 日立化成株式会社 | 接合体及び半導体装置の製造方法、並びに接合用銅ペースト |
US11890681B2 (en) | 2018-11-29 | 2024-02-06 | Resonac Corporation | Method for producing bonded object and semiconductor device and copper bonding paste |
JP7468358B2 (ja) | 2018-11-29 | 2024-04-16 | 株式会社レゾナック | 接合体及び半導体装置の製造方法、並びに接合用銅ペースト |
TWI841606B (zh) * | 2018-11-29 | 2024-05-11 | 日商力森諾科股份有限公司 | 接合體及半導體裝置的製造方法以及接合用銅糊 |
WO2021259536A3 (de) * | 2020-06-23 | 2022-07-07 | Siemens Aktiengesellschaft | Verfahren zur kontaktierung eines leistungshalbleiters auf einem substrat sowie leistungshalbleitermodul mit einem leistungshalbleiter und einem substrat |
WO2022038833A1 (ja) * | 2020-08-20 | 2022-02-24 | 株式会社日立パワーデバイス | 半導体パワーモジュールおよび半導体パワーモジュールの製造方法 |
JP2022035179A (ja) * | 2020-08-20 | 2022-03-04 | 株式会社 日立パワーデバイス | 半導体パワーモジュールおよび半導体パワーモジュールの製造方法 |
JP7410822B2 (ja) | 2020-08-20 | 2024-01-10 | 株式会社 日立パワーデバイス | 半導体パワーモジュールおよび半導体パワーモジュールの製造方法 |
Also Published As
Publication number | Publication date |
---|---|
JPWO2015029152A1 (ja) | 2017-03-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5757359B2 (ja) | Cu/セラミックス接合体、Cu/セラミックス接合体の製造方法、及び、パワーモジュール用基板 | |
WO2015029152A1 (ja) | 半導体装置 | |
TWI609462B (zh) | 半導體裝置,陶瓷電路基板及半導體裝置的製造方法 | |
JP5156658B2 (ja) | Lsi用電子部材 | |
JP5286115B2 (ja) | 半導体装置及び接合材料 | |
JP5135079B2 (ja) | 半導体装置及び接合材料 | |
US8592996B2 (en) | Semiconductor device and method of manufacturing the same | |
CN108847395B (zh) | 一种用于低温快速连接的预烧结纳米网络银膜制备及封装方法 | |
JP6072117B2 (ja) | 銅微粒子ペースト及びその製造方法 | |
JP2014127537A (ja) | 導電性接合材料を用いた半導体装置及びその半導体装置の製造方法。 | |
WO2020215739A1 (zh) | 一种纳米金属膜模块制备方法及其基板制备方法 | |
KR102423021B1 (ko) | 구리-구리 플립칩 인터커넥션 형성 방법 및 이에 의해 형성된 구리-구리 플립칩 인터커넥션부 | |
TWI711141B (zh) | 半導體裝置 | |
WO2013125022A1 (ja) | 半導体装置 | |
CN108305838B (zh) | 一种不含有机物的低温芯片贴装方法及芯片贴装结构 | |
JP2012038790A (ja) | 電子部材ならびに電子部品とその製造方法 | |
JP7052374B2 (ja) | セラミックス/アルミニウム接合体の製造方法、絶縁回路基板の製造方法 | |
JP4624222B2 (ja) | 導電部形成用粒子 | |
JP2016032051A (ja) | 接合材料、電子部品、電気製品及び接合方法 | |
TWI651814B (zh) | 附有Ag基材層之功率模組用基板及功率模組 | |
JP2016143685A (ja) | 半導体モジュール | |
KR102373095B1 (ko) | 소결접합용 구리 페이스트 조성물 및 이의 용도 | |
JP2016039223A (ja) | 焼結接合用材料、焼結接合用材料を備えた電子部材、及び、半導体モジュール | |
JP2006120973A (ja) | 回路基板および回路基板の製造方法 | |
JP5331929B2 (ja) | 電子部材ならびに電子部品とその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13892341 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2015533838 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 13892341 Country of ref document: EP Kind code of ref document: A1 |