WO2014101642A1 - Appareil et procédé de lecture de vidéo - Google Patents

Appareil et procédé de lecture de vidéo Download PDF

Info

Publication number
WO2014101642A1
WO2014101642A1 PCT/CN2013/088624 CN2013088624W WO2014101642A1 WO 2014101642 A1 WO2014101642 A1 WO 2014101642A1 CN 2013088624 W CN2013088624 W CN 2013088624W WO 2014101642 A1 WO2014101642 A1 WO 2014101642A1
Authority
WO
WIPO (PCT)
Prior art keywords
scaling
video data
unit
clock
read
Prior art date
Application number
PCT/CN2013/088624
Other languages
English (en)
Chinese (zh)
Inventor
严卫健
刘俊秀
王雅君
Original Assignee
深圳艾科创新微电子有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳艾科创新微电子有限公司 filed Critical 深圳艾科创新微电子有限公司
Priority to CN201380058680.6A priority Critical patent/CN104782118B/zh
Publication of WO2014101642A1 publication Critical patent/WO2014101642A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0135—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving interpolation processes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0105—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level using a storage device with different write and read speed
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41—Structure of client; Structure of client peripherals
    • H04N21/426—Internal components of the client ; Characteristics thereof
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/4302—Content synchronisation processes, e.g. decoder synchronisation
    • H04N21/4305—Synchronising client clock from received content stream, e.g. locking decoder clock with encoder clock, extraction of the PCR packets
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/44—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs
    • H04N21/44004—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs involving video buffer management, e.g. video decoder buffer or video display buffer

Definitions

  • the present invention belongs to the field of video processing technologies, and in particular, to a video scaling apparatus and method. Background technique
  • a conventional video zooming device In the design of a conventional video zooming device, it includes a scaling of any ratio in the horizontal direction and the vertical direction.
  • the easiest way to achieve scaling is to directly scale the pixels in the horizontal direction to reduce the length of the line, or to enlarge the length of the line by copying the pixels; to discard or copy the line data in the vertical direction to achieve scaling .
  • This scaling process does not perform any filtering processing, so the video image may be severely distorted or even deformed, which is unacceptable in video processing.
  • Interpolation processing can solve the above problem of video image distortion.
  • the interpolation process performs weighting operation on consecutive pixels to obtain new pixel points.
  • only a few consecutive pixels need to be stored.
  • the interpolation process in the vertical direction performs weighting operations on corresponding pixels of consecutive rows in the vertical direction, which requires several rows of line buffers to store adjacent lines of video data.
  • only the line buffer is not enough, because after storing a few lines of video data, a weighting operation is required, and the operation of the next line can be continued after the line is output.
  • This has a problem for continuous video data streams, that is, the line buffer must wait for the operation of a line of video data to be output before accepting the video data input of the next line.
  • the input is continuous.
  • the input data will be lost or staggered, resulting in distortion of the video image. Since the input rate of the video data stream is inconsistent with the display output rate, it is necessary to store the input video data first in the design. In the case that the output display video refresh rate is consistent with the input, that is, the field frequency is consistent, it is guaranteed that the entire field data is stored without losing data. A need to store hundreds of lines of video data, so that a large SDRAM (Synchronous Dynamic Random Access Memory) is required for storage, which takes up a large amount of chip area, resulting in a large increase in cost.
  • SDRAM Synchronous Dynamic Random Access Memory
  • the object of the present invention is to solve at least one of the above technical problems to some extent.
  • a first object of the present invention is to provide a video scaling apparatus which uses at least 2n line buffer units of a storage space as a buffer and fault tolerance for video data, achieving excellent video processing effects and reducing costs.
  • a second object of the present invention is to propose a video scaling method.
  • a third object of the present invention is to propose a storage medium.
  • a video scaling apparatus includes: a line buffer control unit, configured to receive input first video data; and a line buffer unit, configured to buffer the line buffer control unit to write The first video data, wherein a storage space of the line buffer unit is a storage space of at least 2 ⁇ rows, where ⁇ is a number of pixels required for each interpolation process in the scaling process, and each row of the storage space is a size of the storage space required for the first video data of each line; a first weighting unit, configured to read the first video data in the line buffer unit, and perform the first video data a first weighting process to obtain second video data that is scaled in a vertical direction; a dot buffer unit, configured to buffer the second video data written by the first weighting unit; and a second weighting unit, configured to read Decoding the second video data in the buffer unit, and performing second weighting processing on the second video data to
  • the video scaling apparatus uses a line buffer unit of at least 2n storage spaces as a buffer and fault tolerance of video data, and provides a configurable scaling clock in a proportionally adjustable manner, at an input clock, input video data, and a scaling clock.
  • a dynamic balance is achieved between the output video data and the excellent video zoom processing effect.
  • the SDRAM does not need to occupy a large amount of chip area, and the added amount is only much smaller than the chip occupied by the entire video data.
  • the 2 ⁇ row buffer unit greatly reduces the cost of the entire chip, and at the same time enables real-time arbitrary scale video scaling.
  • the storage space of the line buffer unit is a storage space of 2n+1 rows.
  • the method further includes: a correction unit, configured to monitor a read/write state of the row buffer unit, and perform correction when the read/write state is abnormal.
  • a correction unit configured to monitor a read/write state of the row buffer unit, and perform correction when the read/write state is abnormal.
  • the method further includes: a timing unit, configured to generate a row read control signal according to the scaled clock, wherein the row read control signal has a total length of one cycle from the row a time required for reading a row of data according to the scaling ratio in the buffer unit, wherein if the low level interval/high level interval of the row read control signal is a blanking interval, the high level interval is A line of valid data is read from the line buffer unit according to the scaling ratio in the /low level interval.
  • a timing unit configured to generate a row read control signal according to the scaled clock, wherein the row read control signal has a total length of one cycle from the row a time required for reading a row of data according to the scaling ratio in the buffer unit, wherein if the low level interval/high level interval of the row read control signal is a blanking interval, the high level interval is A line of valid data is read from the line buffer unit according to the scaling ratio in the /low level interval.
  • the correcting unit is further configured to perform correction according to one or more of the following rules: adjusting the timing unit to adjust a total length of one period of the row read control signal; Or adjusting the period/frequency of the scaled clock by adjusting the clock generating unit; or adjusting the scaling.
  • the adjusting the timing unit to adjust the total length of the line read control signal for one cycle is: adjusting a length of the blanking interval of the read control signal.
  • the adjusting the scaling ratio is specifically: adjusting a scaling ratio in a vertical direction.
  • the correcting unit is specifically configured to perform correction by adjusting one or more of the following rules: if the read operation is too fast to catch up with the write operation, adjust the timing unit to The duration of the blanking interval corresponding level signal in the read control signal is increased by a first preset time period, and if the write operation is too fast to catch up with the read operation, adjusting the timing unit to read the line The duration of the blanking interval corresponding to the level signal in the control signal is decreased by a first preset time period; or if the read operation is too fast to catch up with the write operation, adjusting the clock generating unit to increase the period of the scaling clock a second preset time period / reducing the frequency of the zoom clock by a second preset value, if the write operation is too fast to catch up with the read operation, adjusting the clock generation unit to reduce the period of the zoom clock by a second Presetting a time period / increasing the frequency of the zoom clock by a second preset value; or if the read operation is too fast to
  • the method further includes: a field filtering unit, configured to filter the first video data input into the line buffer control unit.
  • the video scaling method of the second aspect of the present invention includes the following steps: S1: acquiring an input clock of the input first video data, and acquiring a scaling clock according to the input clock and the scaling ratio;
  • S2 determining whether the vertical scaling m in the vertical direction is greater than n, where n is the number of pixels required for each interpolation process in the scaling process;
  • S3 if yes, further determining whether m is a non-integer;
  • S31 No, the first video data of the n rows is written every time the data is written into the line buffer unit, and the first video data of the mn line is discarded, wherein the storage space of the line buffer unit is a storage space of at least 2 ⁇ rows, wherein a size of the storage space per row is a size of a storage space required for each row of the first video data;
  • S32 If yes, storing the first video of each row After the data, discard the first video data of the Iml-n line, and accumulate the fractional part of mn to obtain the accumulated value, and when the accumulated value reaches 1, discard the first video data of the lml-n+1 line And clearing the accumulated number, and repeating the S32 every time the n-line of the
  • the video scaling method of the embodiment of the present invention uses a line buffer unit of at least 2n storage spaces as a buffer and fault tolerance of video data, and provides a configurable scaling clock in a proportionally adjustable manner, at an input clock, input video data, and a scaling clock. A dynamic balance is achieved between the output video data and the excellent video scaling effect.
  • the step S1 includes: acquiring a first product of the input clock and a scaling ratio, and using the first product as the scaling clock; wherein, the scaling ratio is The number of vertical lines of the third video data * the number of horizontal pixels of the third video data) I (the number of vertical lines of the first video data * the number of horizontal pixels of the first video data).
  • the read data operations in steps S3 and S4 and the write data operations in S5 are performed synchronously for different row address spaces.
  • the method further includes the steps of: monitoring a read/write status of the line buffer unit, and performing correction when the read/write status is abnormal.
  • the method further includes the following steps: generating a row read control signal according to the scaled clock, wherein a total length of one period of the row read control signal is from the row buffer unit according to the scaling The time required to read a row of data in a ratio, wherein if the low-level interval/high-level interval of the row read control signal is a blanking interval, then according to the high-level interval/low-level interval The scaling reads a row of valid data from the line buffer unit.
  • the correction is performed according to one or more of the following rules: adjusting the total length of one period of the row read control signal; or adjusting the period/frequency of the scaled clock; or adjusting the The vertical scaling.
  • the adjusting the total length of the read control signal for one cycle is specifically: adjusting a length of the blanking interval of the read control signal.
  • the adjusting the scaling ratio is specifically: adjusting a scaling ratio in a vertical direction.
  • the correcting according to one or more of the following rules specifically includes: if the read operation is too fast to catch up with the write operation, then the blanking interval in the row read control signal The duration of the corresponding level signal is increased by the first preset time period, and if the write operation is too fast to catch up with the read operation, the duration of the blanking interval corresponding level signal in the line read control signal is decreased.
  • the zoom clock will be Decreasing the second preset time period by // increasing the frequency of the zoom clock by a second preset value; or if the read operation is too fast to catch up with the write operation, reducing the zoom ratio by a preset threshold to reduce the Describe the step size of the data read by the cache unit. If the write operation is too fast to catch up with the read operation, the scaling is increased by a preset threshold to increase the step size of reading data from the line buffer unit.
  • the method before step S1, further comprises: performing vertical filtering on the first video data.
  • a storage medium for storing an application for performing a video scaling method according to an embodiment of the second aspect of the present invention.
  • FIG. 1 is a schematic diagram of a prior art video zooming apparatus
  • FIG. 2 is a structural block diagram of a video scaling apparatus according to an embodiment of the present invention.
  • FIG. 3 is a schematic diagram of interpolation points in a bicubic interpolation algorithm used in an embodiment of the present invention
  • FIG. 4 is a schematic diagram of an interpolation step size in a bicubic interpolation algorithm used in an embodiment of the present invention
  • FIG. 5 is a schematic diagram of image size changes before and after scaling of a video according to an embodiment of the present invention
  • FIG. 6 is a schematic structural diagram of the first weighting unit 104 and/or the second weighting unit 107;
  • FIG. 7 is a structural block diagram of a video zooming apparatus according to another embodiment of the present invention.
  • FIG. 8 is a structural block diagram of a video zooming apparatus according to still another embodiment of the present invention.
  • FIG. 9 is a flowchart of a video zooming method according to an embodiment of the present invention. detailed description
  • the prior art video scaling apparatus includes: a two-line FIFO (First Input First Output) buffer 1-1, six line buffers (Linel to Line6) 1-2, shifting Shift register 1-3 and phase locked loop (PLL, Phase Locked Loop) l-4.
  • the buffer 1-1 and the six line buffers 1-2 of the two-line FIFO buffer the video data input in real time, and cooperate with the configurable zoom clock outputted by the phase locked loop 1-4 to complete the video scaling.
  • the input video data is input to the six line buffers 1-2 through the buffer 1-1 of the FIFO, and is input to the shift registers 1-3 through the weighting processing in the vertical direction, and is horizontally oriented.
  • the weighting process on the output outputs the final scaled video data scaler output.
  • clk_video represents the input clock
  • clk_scale represents the scaling clock
  • phase-locked loops 1-4 are used to output a configurable scaling clock clk_scale based on the input clock clk_video.
  • the above method has the following problems: Due to a total of six line buffers, the processing effect is not good enough to meet the real-time requirements. For example, if double legislative interpolation is used, four lines of video data are required for the scaling operation. After processing one line of video data output, at most two lines of buffered data are ready, so the real-time requirements of the video cannot be met.
  • embodiments of the present invention propose a video scaling apparatus and method.
  • the video scaling device uses multiple buffers to buffer real-time input video data. The details are described below with reference to the drawings.
  • FIG. 2 is a structural block diagram of a video scaling apparatus according to an embodiment of the present invention.
  • the video scaling device includes: a line buffer control unit 102, a line buffer unit 103, a first weighting unit 104, a dot buffer unit 106, a second weighting unit 107, a latch unit 108, and a clock generating unit 105.
  • the line buffer control unit 102 is configured to receive the input first video data.
  • input means lose The first video data entered.
  • the line buffer unit 103 is configured to cache the first video data written by the line buffer control unit 102, wherein the storage space of the line buffer unit 103 is a storage space of at least 2 ⁇ rows, where ⁇ is the time of each interpolation processing in the scaling process.
  • the number of pixels required, the size of each line of storage is the size of the storage space required for the first video data per line.
  • an unknown pixel point is calculated by interpolation of 4 known pixel points, as shown in FIG. 3, taking the scaling ratio of 5:4 as an example, assuming that the position of the pixel to be interpolated is at 0. Point, the pixel to be interpolated is calculated by interpolation of 4 pixels around it.
  • the position of 0 o'clock is always between ⁇ 2, ⁇ 3 o'clock, and 0 o'clock can coincide with ⁇ 2 o'clock.
  • the value of the inserted zero point is determined by the following formula (1):
  • P1 ⁇ P4 are the original pixel points
  • hi ⁇ ! 4 is the corresponding coefficient.
  • the coefficients are determined by a lookup table.
  • Each corresponding coefficient corresponds to a 256 X 8 bit table, so a total of 4 X 256 X 8 bit memory cells are needed to store the coefficients.
  • the zoom ratio is the step size of the double-cubic interpolation.
  • the unit distance between the original pixel points is 1, and the relationship between the original pixel point and the newly interpolated new pixel point is shown in Fig. 4.
  • the storage space of the line buffer unit 103 is a storage space of 2n+1 rows. In one embodiment of the present invention, if the double-pair method is used for interpolation, ⁇ is equal to 4, and the storage space of the line buffer unit 103 is at least 8 lines of storage space. Preferably, in another embodiment of the present invention, the storage space of the line buffer unit 103 is 9 lines of storage space.
  • the line buffer unit 103 of the embodiment of the present invention includes 9 line buffers, that is, a storage space (Linel to Line9) for sequentially storing input.
  • Video data while four of the nine line buffers provide data for bicubic interpolation operations in the field direction (ie, vertical direction).
  • the timing of outputting video data when video data output is required, four line buffers are inevitably used for output.
  • another five line buffers can be used to continue storing the input video data.
  • the line frequency of the input video data and the line frequency of the output video data determine the input and output timing of the 9 line buffers.
  • the time for outputting one line of video data is twice that of inputting one line of video data, so that the output of one line of video data is inevitably already stored in 2 Line video data to 2 line buffers, as the next line of video data output, you can use the next 4 line buffers to buffer the input video data, including 2 lines of buffer that have stored video data Device. It should be understood that which four line buffers are used depends on the step size of the field direction (i.e., scaling), which will be described in detail in subsequent embodiments.
  • the line buffer control unit 102 provides a read/write start signal and a read/write clock by the line buffer unit 103. (i.e., input clock)
  • the cache control of the line buffer unit 103 is implemented.
  • the storage space of the line buffer unit 103 is at least 2 ⁇ rows. It should be understood that the storage space of the line buffer unit 103 is not limited to 2 ⁇ rows. For example, it can be 2 ⁇ +1 rows, 2 ⁇ +2 rows. In one embodiment of the present invention, the size of the storage space of the row buffer unit 103 needs to comprehensively consider the occupied area and meet the requirements of any scaling. When the space is larger, the timing requirement is lower because the remaining line buffer is available. The device is used for fault-tolerant processing to ensure a certain error tolerance range, making the input and output easier to balance.
  • the line blanking area and the field blanking area do not transmit effective display data, and the mechanism of adjustable output blanking area length is added, so that the balance adjustment is more flexible, but of course, when the storage space When it is larger than 2 ⁇ , the occupied chip area is larger.
  • the first weighting unit 104 is configured to read the first video data in the line buffer unit 103, and perform a first weighting process on the first video data to obtain the second video data that is scaled in the vertical direction.
  • the dot buffer unit 106 is configured to buffer the second video data written by the first weighting unit.
  • the second weighting unit 107 is configured to read the second video data in the point buffer unit 106, and perform a second weighting process on the second video data to obtain the third video data that is scaled in the horizontal direction.
  • the latch unit 108 is configured to buffer the third video data (output) written by the second weighting unit 107.
  • the clock generating unit 105 is configured to acquire an input clock of the first video data, and send the input clock to the line buffer control unit 102 as a write clock of the line buffer control unit 102, and obtain a scaling clock according to the input clock and the scaling ratio, and The scaling clock is sent to the line buffer unit 103, the dot buffer unit 106, and the latch unit 108 as the read/write clocks of the line buffer unit 103, the dot buffer unit 106, and the latch unit 108.
  • the third video data is video data (output) output by the video scaling device.
  • the clock generating unit 105 includes two multipliers, or a three-input multiplier, for example, realizing the input clock clk_video with horizontal scaling in the horizontal direction and vertical scaling in the vertical direction. Multiplying the ratios yields the scaling clock clk_ SCa le, as shown in equation (2):
  • Hpixel represents the horizontal pixel number of the first video data (ie, the input video data)
  • Vpixel represents the vertical line number of the first video data (ie, the input video data)
  • Hpixel ' represents the third video data (ie, the output video) Data
  • the number of horizontal pixels, Vpixel ' represents the number of vertical lines of the third video data (ie, the output video data)
  • the ratio of Hpixel to Hpixel ' is the horizontal scaling in the horizontal direction
  • Vpixel and Vpixel ' The ratio is the vertical scaling in the vertical direction, and the product of the horizontal scaling and the vertical scaling is the scaling.
  • the clock generating unit further proportionally adjustable by a phase-locked loop, the output clock can be configured to achieve, the structure of the input clock clk_ V ide 0 and scaling may be configured to obtain the proper scaling clock clk_scale 105 0
  • the input video data is outputted by the video scaling apparatus according to the embodiment of the present invention.
  • FIG. 5 is only a reduced schematic diagram, and the output video data may be any ratio. Zoom in or out on video data.
  • clk_scale is larger than clk_video when the output video resolution (Hpixel' X Vpixel' ) is greater than the input video resolution (Hpixel x Vpixel), and clk_scale is smaller than clk_video when the output video resolution is less than the input video resolution.
  • the clock generating unit 105 can also implement a configurable scaling clock through a proportionally adjustable phase-locked loop.
  • the structure is fixed according to the input clock frequency and the input signal resolution.
  • the output resolution should be a known fixed value corresponding to the display requirement.
  • the frequency of the output clock can be calculated proportionally (that is, the frequency of the scaled clock). Due to the configurability of the output clock, an appropriate clock frequency value can be obtained. This allows the input and output rates to reach a certain balance to some extent.
  • FIG. 6 A schematic diagram of the structure of the first weighting unit 104 and/or the second weighting unit 107 is shown in FIG.
  • the first weighting unit 104 and/or the second weighting unit 107 includes a weighting coefficient subunit, n multipliers, and an adder, and the weighting coefficient subunit outputs n.
  • weighting coefficient subunit may be a lookup table.
  • the storage unit is not specifically limited herein.
  • the video scaling apparatus uses a line buffer unit of at least 2n storage spaces as a buffer and fault tolerance of video data, and provides a configurable scaling clock in a proportionally adjustable manner, at an input clock, input video data, and a scaling clock.
  • a dynamic balance is achieved between the output video data and the excellent video zoom processing effect.
  • the SDRAM does not need to occupy a large amount of chip area, and the added amount is only much smaller than the chip occupied by the entire video data.
  • the 2 ⁇ row buffer unit greatly reduces the cost of the entire chip, and at the same time enables real-time arbitrary scale video scaling.
  • FIG. 7 is a structural block diagram of a video scaling apparatus according to another embodiment of the present invention.
  • the video scaling apparatus includes: a line buffer control unit 102, a line buffer unit 103, a first weighting unit 104, a dot buffer unit 106, The second weighting unit 107, the latch unit 108, the clock generating unit 105, the correcting unit 109, and the timing unit 110.
  • the correcting unit 109 is configured to monitor the read/write status of the line buffer unit 103, and perform correction when the read/write status is abnormal.
  • the storage space of 2n+1 rows constitutes a storage ring
  • the row buffer unit 103 determines the number of rows of the storage space to be read at a time according to the first weighting process, and reads the storage space according to the scaling ratio and the last time.
  • the first line position determines the first line position of the next read storage space. For example, if the first weighting process is a double-legislation interpolation algorithm, the number of rows of the storage space at one time is 4 rows; for example, if the scaling ratio is 5/4 or 1.25, if the storage space is read first
  • the line position is the first line, and the video data of the first line to the fourth line is read.
  • the line buffer unit 103 determines the read/write process according to the scaling ratio, and is not intended to limit the scope of protection of the embodiments of the present invention.
  • the correction unit 109 can achieve the correct effect by adjusting Hpixel' without detecting ⁇ ⁇ , A y .
  • the correcting unit 109 monitors the read and write status of the nine line buffers in one field. When which line buffer reads and writes at the same time, it indicates that read and write confusion has occurred, and the configured Hpixel 'has to be corresponding. Adjustment. Only knowing whether reading too fast or writing too fast can make adjustments in the corresponding direction.
  • Each of the 9 line buffers in the output timing is read to obtain 1 line of output, and the data of which 4 lines of buffer is read is determined according to the accumulation of the scaling (step size). Since the starting position of each field is the same, that is, when reading the 4 line buffers of 1, 2, 3, 4, the 7th line buffer is written, and when the read and write operations occur simultaneously, it is a write operation. Catch up with the read operation or the read operation to catch up with the write operation to determine whether it is reading too fast or writing too fast.
  • the timing unit 110 is configured to generate a row read control signal according to the scaling clock, and the total length of the row read control signal for one cycle is required to read a row of data from the row buffer unit 103 according to the scaling ratio. Time, wherein, if the low-level interval/high-level interval of the row read control signal is a blanking interval, a row is validly read from the row buffer unit according to the scaling ratio in the high-level interval/low-level interval. data.
  • the correcting unit 109 is further configured to correct the read/write abnormality according to one or more of the following rules:
  • the total length of one cycle of the control signal is read by adjusting the timing unit 110 to adjust the line.
  • the adjustment of the timing unit 110 to adjust the total length of one cycle of the row read control signal is specifically: adjusting the length of the blanking interval of the read control signal.
  • the timing unit 110 is adjusted to increase the duration of the blanking interval corresponding level signal in the row read control signal by the first pre- The time period is set. If the write operation is too fast to catch up with the read operation, the adjustment timing unit 110 reduces the duration of the blanking interval corresponding level signal in the line read control signal by the first preset time period.
  • the storage space constitutes a storage ring, and the read and write operations are simultaneously present in the storage ring. If the read operation and the write operation are balanced, there is no conflict between the read and write operations. If the read operation is too fast to catch up with the write operation, a read-write conflict occurs, that is, the read of the first video data from the line buffer unit 103 for processing to output the third video data is too fast to catch up. The write operation of the incoming buffer unit 103, therefore, the read data is too fast, so that the cache unit corresponding to the read data is the same as the cache unit corresponding to the write data, or the cache unit corresponding to the read data corresponds to the cache that has not yet written data.
  • the reading speed it is necessary to adjust the factors affecting the reading speed to match the reading speed and the writing speed to maintain the balance of the read and write operations, and increase the duration of the corresponding level signal of the blanking interval in the line read control signal by the first pre- Set the time period to reduce the reading speed; similarly, if the write operation is too fast to catch up with the read operation, the read/write conflict will also occur, and the duration of the blanking interval corresponding level signal in the control signal will be read.
  • Increasing the first preset time period reduces the time required to read a line, thereby speeding up the reading speed.
  • the first preset time period may be a user setting or a default setting, and by such repeated adjustment, the output timing and the input timing may be balanced.
  • the period/frequency of the scaling clock is adjusted by adjusting the clock generating unit 105.
  • the adjustment clock generation unit 105 increases the period of the scaling clock by a second predetermined period of time / reduces the frequency of the scaling clock.
  • the second preset value if the write operation is too fast to catch up with the read operation, the adjustment clock generation unit 105 decreases the period of the zoom clock by a second preset time period / increases the frequency of the zoom clock by a second preset value.
  • the second preset time period can be set by the user or set by default. Through such repeated adjustments, the output timing and the input timing can be balanced.
  • the scaling is specifically: adjusting the scaling of the vertical direction, that is, adjusting the scaling of the field direction.
  • the scaling is decreased by the preset threshold to reduce the step size of reading data from the line buffer unit 103, if the write operation is too fast.
  • the scaling is increased by a preset threshold to increase the step size of reading data from the line buffer unit 103, thereby speeding up the read operation. More specifically, if the scaling in the vertical direction is larger than the number of pixels required for each interpolation processing in the scaling processing, the first video data of a part of the number of lines must be discarded each time data is written to the line buffer unit 103.
  • the number of rows to be discarded is the difference between the number of pixels and the scaling in the vertical direction (as described in the method embodiment below). Therefore, the balance between the output timing and the input timing can be achieved by adjusting the scaling.
  • the correcting unit 109 adjusts the read/write operation until the simultaneous read/write operation abnormality does not occur. At this point, the automatic calibration is completed.
  • the video zooming device of the embodiment of the invention has an automatic correction function, and when the input video data format (the number of lines or points) is slightly deviated from the standard format, it can still be correctly corrected automatically.
  • FIG. 8 is a structural block diagram of a video scaling apparatus according to still another embodiment of the present invention.
  • the video scaling apparatus includes: a field filtering unit 101, a line buffer control unit 102, a line buffer unit 103, a first weighting unit 104, a dot buffer unit 106, a second weighting unit 107, a latch unit 108, and a clock.
  • the generating unit 105, the correcting unit 109, and the timing unit 110 includes: a field filtering unit 101, a line buffer control unit 102, a line buffer unit 103, a first weighting unit 104, a dot buffer unit 106, a second weighting unit 107, a latch unit 108, and a clock.
  • the generating unit 105, the correcting unit 109, and the timing unit 110 includes: a field filtering unit 101, a line buffer control unit 102, a line buffer unit 103, a first weighting unit 104, a dot buffer unit 106, a second weight
  • the field filtering unit 101 is configured to filter the first video data in the input line buffer control unit 102.
  • the distortion of the video image is reduced, and a better zooming effect is obtained, in particular, the reduction ratio of the field direction (vertical direction) is greater than n. time.
  • the present invention also proposes a video scaling method.
  • FIG. 9 is a flowchart of a video zooming method according to an embodiment of the present invention.
  • the video scaling method includes the following steps:
  • S101 Acquire an input clock of the input first video data, and obtain a zoom clock according to an input clock and a scaling ratio.
  • the ratio of the number of vertical lines of the first video data to the number of vertical lines of the first video data is a vertical scaling ratio
  • the ratio of the horizontal pixel number of the third video data to the horizontal pixel number of the first video data is a horizontal scaling.
  • the calculation process can refer to the formula (2) described in the above device embodiment.
  • Vpixel S103 If yes, further determine whether m is a non-integer.
  • the storage space of the row buffer unit is 2n+1 rows of storage space.
  • S1032 If it is a non-integer, after storing the first video data of the ⁇ line, discard the first video data of the Iml-n line, and accumulate the fractional part of mn to obtain the accumulated value, and when the accumulated value reaches 1, discard the lml The first video data of the -n+1 line, and the accumulated number is cleared, and S1032 is repeatedly executed every time the first video data of n lines is stored.
  • Iml means rounding up m.
  • S104 If no, the first video data of n lines is written each time data is written to the line buffer unit.
  • S106 Perform second weighting processing on the second video data to obtain third video data that is scaled in the horizontal direction.
  • the video scaling method of the embodiment of the present invention uses a line buffer unit of at least 2n storage spaces as a buffer and fault tolerance of video data, and provides a configurable scaling clock in a proportionally adjustable manner, at an input clock, input video data, and a scaling clock. A dynamic balance is achieved between the output video data and the excellent video scaling effect.
  • the read data operations in steps S103 and S104 and the write data operations in S105 are synchronized for different row address spaces.
  • the method further includes: (not shown): monitoring the read/write status of the line buffer unit, and performing correction when the read/write status is abnormal.
  • the storage space of 2n+1 rows constitutes a storage ring
  • the row buffer unit determines the number of rows of the storage space to be read at a time according to the first weighting process, and according to the scaling ratio and the last reading of the storage space.
  • the first line position determines the first line position of the next read storage space. For example, if the first weighting process is a double-legislation interpolation algorithm, the number of rows of the storage space at one time is 4 rows; for example, if the scaling ratio is 5/4 or 1.25, if the storage space is read first
  • the line position is the first line, and the video data of the first line to the fourth line is read.
  • the line buffer unit determines the read/write process according to the scaling ratio, and is not intended to limit the scope of protection of the embodiments of the present invention.
  • the method further includes the steps of: generating a row read control signal according to the scaling clock, The total length of one cycle of the row read control signal is the time required to read one row of data from the row buffer unit according to the scaling ratio, wherein if the low level interval/high level interval of the row read control signal is the blanking interval , a line of valid data is read from the line buffer unit according to the scaling ratio in the high level interval/low level interval.
  • the read and write anomalies are corrected in accordance with one or more of the following rules:
  • the adjustment of the total length of the line read control signal for one cycle is specifically: adjusting the length of the blanking interval of the read control signal.
  • the duration of the blanking interval corresponding level signal in the row read control signal is increased by the first preset time period, if If the write operation is too fast to catch up with the read operation, the duration of the blanking interval corresponding level signal in the line read control signal is decreased by the first preset time period.
  • the storage space constitutes a storage ring, and the read and write operations are simultaneously present in the storage ring. If the read operation and the write operation are balanced, there is no conflict between the read and write operations. If the read operation is too fast to catch up with the write operation, a read-write conflict occurs, that is, the read of the first video data from the line buffer unit for processing to output the third video data is too fast, causing the write to catch up.
  • the write operation of the row buffer unit therefore, the read data is too fast, so that the cache unit corresponding to the read data is the same as the cache unit corresponding to the write data, or the cache unit corresponding to the read data corresponds to the cache unit that has not yet written the data.
  • the segment can reduce the reading speed; similarly, if the write operation is too fast to catch up with the read operation, the read/write conflict will also occur, and the duration of the corresponding level signal of the blanking interval in the line read control signal is increased.
  • a preset period of time reduces the time required to read a line, thereby speeding up the reading.
  • the first preset time period may be a user setting or a default setting, and by such repeated adjustment, the output timing and the input timing may be balanced.
  • the period of the zoom clock is increased by the second preset time period/the clock will be scaled The frequency is decreased by the second preset value, and if the write operation is too fast to catch up with the read operation, the period of the zoom clock is decreased by the second preset time period / the frequency of the zoom clock is increased by the second preset value.
  • the second preset time period can be set by the user or set by default. Through such repeated adjustments, the output timing and the input timing can be balanced.
  • the scaling is specifically: adjusting the scaling of the vertical direction, that is, adjusting the scaling of the field direction.
  • the zoom ratio is decreased by a preset threshold to reduce the step size of reading data from the line buffer unit
  • the scaling is increased by a preset threshold to increase the step size of reading data from the line buffer unit, thereby speeding up the read operation.
  • the scaling in the vertical direction is larger than the number of pixels required for each interpolation processing in the scaling process, the first video data of a part of the number of lines must be discarded each time data is written to the line buffer unit,
  • the number of rows to be discarded is the difference between the number of pixels and the vertical scaling. Therefore, the balance between the output timing and the input timing can be achieved by adjusting the scaling.
  • the read/write operation can be adjusted until the simultaneous read/write operation is abnormal, and the automatic correction function can be realized.
  • the automatic correction can still be performed automatically. Corrected it back.
  • the first video data is filtered in the vertical direction.
  • the buffering and scaling processing in the field direction after filtering will reduce the distortion of the video image and obtain a better scaling effect, especially when the reduction ratio of the field direction (vertical direction) is larger than n.
  • the present invention further provides a storage medium for storing an application, and the application is used in the video scaling method according to any of the embodiments of the present invention.
  • a "computer-readable medium” can be any apparatus that can contain, store, communicate, propagate, or transport the program for use by the instruction execution system, apparatus, or device, or in conjunction with the instruction execution system, apparatus, or device.
  • computer readable media include the following: electrical connections (electronic devices) having one or more wires, portable computer disk cartridges (magnetic devices), Random Access Memory (RAM), Read Only Memory (ROM), Erasable Editable Read Only Memory (EPROM or Flash Memory), fiber optic devices, and Portable Optical Disk Read Only Memory (CDROM).
  • electrical connections electronic devices
  • RAM Random Access Memory
  • ROM Read Only Memory
  • EPROM or Flash Memory Erasable Editable Read Only Memory
  • CDROM Portable Optical Disk Read Only Memory
  • the computer readable medium may even be a paper or other suitable medium on which the program can be printed, as it may be optically scanned, for example by paper or other medium, followed by editing, interpretation or, if appropriate, other suitable The method proceeds to obtain the program electronically and then store it in computer memory.
  • portions of the invention may be implemented in hardware, software, firmware or a combination thereof.
  • multiple steps or methods may be implemented in software or firmware stored in a memory and executed by a suitable instruction execution system.
  • a suitable instruction execution system For example, if implemented in hardware, as in another embodiment, it can be implemented with any one or combination of the following techniques well known in the art: having logic gates for implementing logic functions on data signals Discrete logic circuits, application specific integrated circuits with suitable combinational logic gates, programmable gate arrays (PGAs), field programmable gate arrays (FPGAs), etc.
  • each functional unit in each embodiment of the present invention may be integrated into one processing module, or each unit may exist physically separately, or two or more units may be integrated into one module.
  • the above integrated modules can be implemented in the form of hardware or in the form of software functional modules.
  • the integrated modules, if implemented in the form of software functional modules and sold or used as stand-alone products, may also be stored in a computer readable storage medium.
  • the above-mentioned storage medium may be a read only memory, a magnetic disk or an optical disk or the like.

Abstract

La présente invention concerne un appareil et un procédé de lecture de vidéo. L'appareil comprend : une unité de commande de tampon de ligne, utilisée pour recevoir une entrée de premières données vidéo ; une unité de tampon de ligne, utilisée pour mettre en mémoire tampon les premières données vidéo écrites par l'unité de commande de tampon de ligne, l'espace de stockage de l'unité de tampon de ligne étant un espace de stockage d'au moins 2n lignes ; une première unité de pondération, utilisée pour lire les premières données vidéo dans l'unité de tampon de ligne, et réaliser un premier traitement de pondération sur les premières données vidéo pour acquérir des deuxièmes données vidéo lues dans la direction verticale ; une unité de tampon de point, utilisée pour mettre en mémoire tampon les deuxièmes données vidéo écrites par la première unité de pondération ; une seconde unité de pondération, utilisée pour lire les deuxièmes données vidéo dans l'unité de tampon de point, et réaliser un second traitement de pondération sur les deuxièmes données vidéo pour acquérir des troisièmes données vidéo lues dans la direction horizontale ; une unité de verrouillage, utilisée pour mettre en mémoire tampon les troisièmes données vidéo écrites par la seconde unité de pondération ; et une unité de génération d'horloge, utilisée pour acquérir une horloge d'entrée des premières données vidéo, envoyer l'horloge d'entrée à l'unité de commande de tampon de ligne pour une utilisation en tant qu'horloge d'écriture pour l'unité de commande de tampon de ligne, acquérir une horloge de lecture selon l'horloge d'entrée et une proportion de lecture, et envoyer l'horloge de lecture à l'unité de tampon de ligne, à l'unité de tampon de point et à l'unité de verrouillage pour une utilisation en tant qu'horloge de lecture/écriture pour l'unité de tampon de ligne, l'unité de tampon de point et l'unité de verrouillage.
PCT/CN2013/088624 2012-12-28 2013-12-05 Appareil et procédé de lecture de vidéo WO2014101642A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201380058680.6A CN104782118B (zh) 2012-12-28 2013-12-05 视频缩放装置和方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201210594358.2A CN103916612A (zh) 2012-12-28 2012-12-28 一种任意比例缩放系统及方法
CN201210594358.2 2012-12-28

Publications (1)

Publication Number Publication Date
WO2014101642A1 true WO2014101642A1 (fr) 2014-07-03

Family

ID=51019866

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2013/088624 WO2014101642A1 (fr) 2012-12-28 2013-12-05 Appareil et procédé de lecture de vidéo

Country Status (2)

Country Link
CN (2) CN103916612A (fr)
WO (1) WO2014101642A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114205486A (zh) * 2022-01-27 2022-03-18 卡莱特云科技股份有限公司 一种基于Scaler的视频文件实时缩放方法及视频处理器

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104333711B (zh) * 2014-07-31 2017-07-07 吉林省福斯匹克科技有限责任公司 一种固定输出时序图像放大算法及其系统
CN109934762A (zh) * 2019-02-27 2019-06-25 珠海亿智电子科技有限公司 一种可伸缩线缓存电路实现方案
CN112017112B (zh) * 2019-05-30 2024-03-15 西安诺瓦星云科技股份有限公司 图像处理方法、装置和系统以及计算机可读存储介质
CN111385492A (zh) * 2020-03-15 2020-07-07 深圳市飓风智云科技有限公司 一种视频分区显示方法及其装置
CN116456144B (zh) * 2023-06-14 2023-09-26 合肥六角形半导体有限公司 一种无帧缓存视频流处置输出装置和方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030164897A1 (en) * 2002-03-04 2003-09-04 Chang-Lun Chen Methods and apparatus for bridging different video formats
CN1960461A (zh) * 2005-10-31 2007-05-09 三星电子株式会社 包括显示同步信号生成装置的视频信号接收器及控制方法
CN101662598A (zh) * 2008-08-26 2010-03-03 深圳艾科创新微电子有限公司 一种连续视频数据流的缩放系统

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4424097B2 (ja) * 2004-07-01 2010-03-03 ソニー株式会社 電子ズーム装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030164897A1 (en) * 2002-03-04 2003-09-04 Chang-Lun Chen Methods and apparatus for bridging different video formats
CN1960461A (zh) * 2005-10-31 2007-05-09 三星电子株式会社 包括显示同步信号生成装置的视频信号接收器及控制方法
CN101662598A (zh) * 2008-08-26 2010-03-03 深圳艾科创新微电子有限公司 一种连续视频数据流的缩放系统

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114205486A (zh) * 2022-01-27 2022-03-18 卡莱特云科技股份有限公司 一种基于Scaler的视频文件实时缩放方法及视频处理器

Also Published As

Publication number Publication date
CN104782118A (zh) 2015-07-15
CN103916612A (zh) 2014-07-09
CN104782118B (zh) 2018-05-15

Similar Documents

Publication Publication Date Title
WO2014101642A1 (fr) Appareil et procédé de lecture de vidéo
TWI536255B (zh) 對於由一資料串流中所重新產生之時脈訊號之調整
JP5241638B2 (ja) 表示制御装置
CN100455002C (zh) 一种基于双三次插值的数字视频图像缩放的方法及其电路
JP2014179818A (ja) 画像処理装置および画像処理方法
TWI459357B (zh) 解析度定標器
KR101787424B1 (ko) 패킷화된 통신 네트워크를 통해 통신되는 스트리밍 콘텐츠를 위한 클럭 복원 메커니즘
JP2011061323A (ja) 同期信号制御回路及び表示装置
CN102376289B (zh) 显示时序控制电路及其方法
JP4141208B2 (ja) 映像信号処理装置、および集積回路
TWI386002B (zh) 重建取樣頻率並據以快速鎖定訊號的方法與裝置
US10057524B2 (en) Image capturing apparatus
JP2007048264A (ja) 複数チップ間の同期合わせ機能を有したデータ処理装置
JP2006191389A (ja) ビデオカメラ
TWI253601B (en) Apparatus adaptive for a display wall, image adjustment method, and a display wall therewith
JP2008165485A (ja) 半導体装置及びバッファ制御回路
JP5732887B2 (ja) フレームメモリ制御装置
JP6136170B2 (ja) 画像処理装置、画像処理方法、及び撮像装置
JP2004165827A (ja) 画像拡大装置
JP2012151628A (ja) 位相調整装置
JP4624211B2 (ja) 映像信号用フィルタ回路
JP2820222B2 (ja) 画像信号処理装置
JP3953488B2 (ja) 映像信号処理装置
JP2007058234A (ja) 映像スケーリングを行う表示デバイス
JP4432570B2 (ja) 水平レジスタ転送パルス生成回路及びこの回路を有する撮像装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13868225

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 13868225

Country of ref document: EP

Kind code of ref document: A1