WO2012058961A1 - 发光二极管及其制造方法 - Google Patents

发光二极管及其制造方法 Download PDF

Info

Publication number
WO2012058961A1
WO2012058961A1 PCT/CN2011/078058 CN2011078058W WO2012058961A1 WO 2012058961 A1 WO2012058961 A1 WO 2012058961A1 CN 2011078058 W CN2011078058 W CN 2011078058W WO 2012058961 A1 WO2012058961 A1 WO 2012058961A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
emitting diode
sapphire substrate
light emitting
epitaxial layer
Prior art date
Application number
PCT/CN2011/078058
Other languages
English (en)
French (fr)
Inventor
牛崇实
张翼德
Original Assignee
西安神光安瑞光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 西安神光安瑞光电科技有限公司 filed Critical 西安神光安瑞光电科技有限公司
Priority to US13/392,863 priority Critical patent/US20130214246A1/en
Priority to EP11826153A priority patent/EP2495773A1/en
Publication of WO2012058961A1 publication Critical patent/WO2012058961A1/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/04Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/0242Crystalline insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/02428Structure
    • H01L21/0243Surface structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02458Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02656Special treatments
    • H01L21/02658Pretreatments
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
    • H01L33/007Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/20Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate

Definitions

  • the present invention relates to the field of semiconductor light-emitting, and in particular to a light-emitting diode and a method of fabricating the same.
  • LEDs Light Emitting Diodes
  • the III-V compound semiconductor represented by gallium nitride (GaN) has characteristics such as wide band gap, high luminous efficiency, high electron saturation drift speed, and stable chemical properties, and high-intensity blue light-emitting diodes, blue lasers, and the like.
  • GaN gallium nitride
  • the field of optoelectronic devices has great potential for application and has attracted widespread attention.
  • semiconductor light emitting diodes currently have a problem of low luminous efficiency.
  • the light-emitting efficiency is generally only a few percent.
  • a large amount of energy is concentrated inside the device and cannot be emitted, which causes energy waste and affects the service life of the device. Therefore, it is important to improve the light-emitting efficiency of semiconductor light-emitting diodes.
  • CN 1858918A discloses a full angle mirror structure GaN-based light emitting diode and a method of fabricating the same.
  • the light emitting diode includes: a substrate 1, a full-angle mirror 4 grown on the substrate 1, and a GaN LED chip 13 fabricated on the full-angle mirror 4.
  • the GaN LED chip 13 includes: a sapphire substrate 5, an N-type GaN layer 6, an active region quantum well layer 7, a P-type GaN layer 8, a P-type electrode 9, a P-type pad 10, an N-type electrode 11, N Type pad 12; wherein the full angle mirror 4 is grown on the substrate 1, which is arranged by stacking the high refractive index layer 3 and the low refractive index layer 2, the high refractive index layer 3 and the sapphire substrate 5 Contact, low refractive index layer 2 is in contact with substrate 1, refraction of high refractive index layer
  • 3 ⁇ 4 is the refractive index.
  • Another object of the present invention is to provide a method for fabricating a light emitting diode having a simple manufacturing process to improve the light extraction efficiency of the light emitting diode.
  • the present invention provides a light emitting diode comprising: a sapphire substrate; an epitaxial layer, an active layer and a cap layer sequentially above the sapphire substrate; wherein the sapphire substrate is in close proximity
  • the surface of the epitaxial layer has a plurality of bifocal microlens structures.
  • a buffer layer between the sapphire substrate and the epitaxial layer is further included.
  • a transparent conductive layer on the cap layer is further included.
  • the light emitting diode further includes a first electrode, a second electrode, and an opening extending to the epitaxial layer, wherein the first electrode is located above the transparent conductive layer for connecting the transparent conductive layer and the power source a positive electrode; the second electrode is located in the opening for connecting the epitaxial layer and the negative electrode of the power source.
  • the material of the epitaxial layer is N-type doped gallium nitride; the active layer includes a multiple quantum well active layer, and the material of the multiple quantum well active layer is indium nitride Gallium; the material of the cap layer is P-type doped gallium nitride.
  • the present invention further provides a method of fabricating a light emitting diode, the method comprising: providing a sapphire substrate; etching the sapphire substrate to form a plurality of bifocal microlens structures; and sequentially above the sapphire substrate An epitaxial layer, an active layer, and a cap layer are formed.
  • the step of forming a plurality of bifocal microlens structures includes: forming a plurality of cylindrical photoresist stages on the sapphire substrate; and baking the cylindrical photoresist stage Baking, making the cylindrical photoresist stage a spherical crown photoresist; performing a first inductively coupled plasma etching process using the spherical crown photoresist as a mask; performing a second inductively coupled plasma In the etching process, the coil power of the second inductively coupled plasma etching process is smaller than the coil power of the first inductively coupled plasma etching process.
  • the etching gas is a mixed gas of boron trichloride, neon gas and argon gas, and the chamber pressure is 50 mTorr to 2 Torr, and the bottom plate
  • the power is 200W ⁇ 300W, and the coil power is 300 W ⁇ 500W.
  • the etching gas is a mixed gas of boron trichloride, helium and argon, and the chamber pressure is 50 mTorr to 2 Torr, and the bottom plate
  • the power is 200W ⁇ 300W, and the coil power is 270 W ⁇ 450W.
  • the cylindrical photoresist stage is baked in a temperature range of 120 ° C to 250 ° C to make the cylindrical photoresist stage a spherical crown photoresist.
  • the material of the epitaxial layer is N-type doped gallium nitride;
  • the active layer includes a multiple quantum well active layer, and the material of the multiple quantum well active layer is Indium gallium nitride;
  • the material of the cap layer is P-type doped gallium nitride.
  • the method further includes: forming a buffer layer on the sapphire substrate.
  • the method further includes: forming a transparent conductive layer on the cap layer.
  • the manufacturing method of the light emitting diode after the forming the transparent conductive layer, further comprising: forming a first electrode over the transparent conductive layer; forming an opening extending to the epitaxial layer; A second electrode is formed in the opening.
  • the present invention has the following advantages compared with the prior art: the sapphire substrate of the light emitting diode has a plurality of bifocal microlens structures on the surface close to the epitaxial layer, the bifocal microlens
  • the structure can increase the reflection of light, improve the external quantum efficiency of the LED, thereby improving the light utilization efficiency of the LED; and, by forming a plurality of bifocal microlens structures, the lattice matching of the sapphire substrate and other layers can be improved.
  • the crystal defects of the film layer formed on the sapphire substrate are reduced, the internal quantum efficiency of the light emitting diode is improved, and the device is not easily broken.
  • the process of manufacturing the light emitting diode provided by the present invention is simple and easy to implement.
  • FIG. 1 is a schematic view of a conventional light emitting diode
  • FIG. 2 is a schematic view of a light emitting diode according to an embodiment of the invention.
  • FIG. 3 is a schematic flow chart of a method for manufacturing a light emitting diode according to an embodiment of the invention.
  • FIG. 4A to 4E are schematic cross-sectional views showing a method of fabricating an LED according to an embodiment of the present invention.
  • FIG. 5 is a plan view of a cylindrical photoresist stage in accordance with an embodiment of the present invention.
  • the core idea of the present invention is to provide a light emitting diode, the light emitting diode comprising: a sapphire substrate; an epitaxial layer, an active layer and a cap layer sequentially above the sapphire substrate; wherein the sapphire substrate is close to the epitaxial layer
  • the surface of the layer has a plurality of bifocal microlens structures.
  • the dual focal length microlens structure can increase the reflection of light, improve the external quantum efficiency of the light emitting diode, thereby improving the light utilization efficiency of the light emitting diode; and, by forming a plurality of bifocal microlens structures, the sapphire substrate and the like can be improved.
  • the lattice matching degree of the film layer reduces crystal defects of the film layer formed on the sapphire substrate, improves the internal quantum efficiency of the light emitting diode, and ensures that the device is not easily broken; further, the light emitting device provided by the present invention
  • the pole tube manufacturing method has fewer process steps and lower manufacturing costs.
  • FIG. 2 is a schematic diagram of a light emitting diode according to an embodiment of the invention.
  • the light emitting diode is a light emitting diode based on sapphire, and the light emitting diode is a gallium nitride based blue light emitting diode.
  • the light emitting diode comprises: a sapphire substrate 200, an epitaxial layer 220, an active layer 230, and a cap layer 240.
  • the sapphire substrate 200 has a plurality of bifocal lenses on a surface close to the epitaxial layer 220. Structure 201.
  • the bifocal microlens structure 201 is composed of upper and lower portions, the lower portion is a truncated cone-shaped structure having a larger diameter, and the upper portion is a truncated cone-shaped structure having a smaller diameter.
  • the bifocal microlens structure 201 can change the critical angle of total reflection, increase the reflection of light by the sapphire substrate 200, improve the external quantum efficiency of the LED, thereby improving the light utilization efficiency of the LED; and, the bifocal microlens
  • the structure 201 can improve the lattice matching degree of the sapphire substrate 200 with other film layers (the buffer layer 210 in this embodiment), reduce the crystal defects of the buffer layer 210 formed on the sapphire substrate, and improve the light emitting diode.
  • the internal quantum efficiency ensures that the device is not susceptible to cracking.
  • the light emitting diode further includes a buffer layer 210 between the sapphire substrate 200 and the epitaxial layer 220, and the buffer layer 210 can further improve the sapphire substrate 200 and the gallium nitride material.
  • the problem of mismatching the lattice constant between the buffer layers 210 is generally a gallium nitride film grown under low temperature conditions.
  • the epitaxial layer 220, the active layer 230, and the cap layer 240 are sequentially disposed above the sapphire substrate 200, and the epitaxial layer 220, the active layer 230, and the cap layer 240 constitute a die of the light emitting diode; wherein, the epitaxial layer 220
  • the material is N-type doped gallium nitride (n-GaN);
  • the active layer 230 includes a multiple quantum well active layer, and the material of the multiple quantum well active layer is indium gallium nitride (InGaN), For emitting blue light having a wavelength of 470 nm;
  • the material of the cap layer 240 is P-type doped gallium nitride (p-GaN).
  • the N-type doped gallium nitride is driven by an external voltage to cause electrons to drift
  • the P-type doped gallium nitride is driven by an external voltage to cause holes to drift.
  • the holes and electrons recombine with each other in a multiple quantum well active layer (also referred to as an active layer) to reflect light.
  • the light emitting diode further includes a transparent conductive layer (TCL) 250, and the transparent conductive layer 250 is located Above the cap layer 240. Since the conductivity of the P-doped gallium nitride is relatively small, a metal current diffusion layer is deposited on the surface of the cap layer 240 to help improve the electrical conductivity.
  • the material of the transparent conductive layer 250 is, for example, Ni/Au. material.
  • the light emitting diode further includes a first electrode 260, a second electrode 270, and an opening extending deep to the epitaxial layer 220. 221 (ie, the opening 221 extends through the transparent conductive layer 250, the cap layer 240, the active layer 230, and the partial epitaxial layer 220), wherein the first electrode 260 is located above the transparent conductive layer 250 for connecting the transparent conductive layer 250. And a positive electrode of the power source; the second electrode 270 is located in the opening 221 for connecting the epitaxial layer 220 and the negative electrode of the power source.
  • the first electrode 260 is connected to the positive electrode of the power source
  • the second electrode 270 is connected to the negative electrode of the power source
  • the light emitting diode die is connected to the positive electrode of the power source through the first electrode 260, and the negative electrode of the power source through the second electrode 270
  • the active layer 230 in the LED die emits light under the action of a current
  • the plurality of bifocal microlens structures 201 increase the reflection of light and improve the external quantum efficiency of the LED.
  • the present invention further provides a method for fabricating a light emitting diode.
  • FIG. 3 is a schematic flowchart of a method for fabricating an LED according to an embodiment of the present invention, the method for manufacturing the LED includes the following steps:
  • a sapphire substrate 200 is provided, which is formed of A1 2 0 3 .
  • the sapphire substrate 200 is used to form a gallium nitride-based blue LED.
  • the sapphire substrate 200 may then be applied by a glue, exposure, and development process.
  • a plurality of cylindrical photoresist stages 280 are formed thereon.
  • the cylindrical photoresist stage 280 means that the shape of the photoresist stage (as viewed from a direction perpendicular to the surface of the sapphire substrate 200) is circular.
  • a plurality of cylindrical photoresist stages 280 are evenly distributed and arranged in a two-dimensional array, but may be arranged in other forms according to design requirements.
  • the thickness of the cylindrical photoresist stage 280 is hi ⁇ ⁇ ⁇ ⁇ 5 ⁇ , and the diameter D is ⁇ 10 ⁇ , and the distance is ⁇ . ⁇ ! ⁇ 1 ⁇ . It will be appreciated that those skilled in the art can adjust the size of the cylindrical photoresist stage in accordance with the size of the bifocal microlens structure to be obtained.
  • the cylindrical photoresist stage 280 is subsequently baked to make the cylindrical photoresist station 280 a spherical crown photoresist 281.
  • the cylindrical photoresist stage 280 is baked at a temperature ranging from 120 ° C to 250 ° C.
  • the cylindrical photoresist stage 280 is higher than the glass softening temperature of the photoresist.
  • the spherical crown photoresist 281 is formed by the surface tension.
  • a two-step Inductive Coupled Plasma (ICP) etching process is performed until the spherical crown photoresist 281 is completely engraved.
  • ICP Inductive Coupled Plasma
  • a plurality of bifocal microlens structures 201 can be formed on the surface of the sapphire substrate 200 adjacent to the epitaxial layer.
  • the height h2 of the bifocal microlens structure 201 may be 3 ⁇ m to 5 ⁇ m.
  • the etching gas used may be a mixed gas of boron trichloride (BC1 3 ), helium (He), and argon (Ar ), wherein
  • the flow rate of the boron trichloride is, for example, 20 to 1000 sccm
  • the flow rate of the helium gas is, for example, 20 to 500 sccm
  • the flow rate of the argon gas is, for example,
  • the etching gas is the same as the first inductively coupled plasma etching process, and the chamber pressure is kept constant, and at the same time, the floor work is performed. The rate also remains the same, simply changing the coil power so that the coil power of the second inductively coupled plasma etch process is less than the coil power of the first inductively coupled plasma etch process, such as 270 W to 450 W.
  • a buffer layer is formed on the sapphire substrate 200 having a plurality of bifocal microlens structures 201. 210.
  • the buffer layer 210 completely covers the plurality of bifocal microlens structures 201.
  • an epitaxial layer 220, an active layer 230, and a cap layer 240 are sequentially formed on the buffer layer 210.
  • the epitaxial layer 220, the active layer 230, and the cap layer 240 constitute a tube of a light emitting diode. core.
  • the material of the epitaxial layer 220 is N-type doped gallium nitride;
  • the active layer 230 includes a multiple quantum well active layer, and the material of the multiple quantum well active layer is indium gallium nitride;
  • the material of layer 240 is P-type doped gallium nitride.
  • a transparent conductive layer 250 is formed on the cap layer 240, and the transparent conductive layer 250 contributes to an improvement in electrical conductivity.
  • the material of the transparent conductive layer 250 may be a Ni/Au material.
  • the buffer layer 210, the epitaxial layer 220, the active layer 230, the cap layer 240, and the transparent conductive layer 250 may be formed using a conventional metal organic chemical vapor deposition (MOCVD) process.
  • a first electrode 260 is formed over the transparent conductive layer 250 for connecting the transparent conductive layer 250 and the positive electrode of the power source; and forming a depth extending to the epitaxial layer by photolithography and etching
  • An opening 221 of the layer 220 is formed in the opening 221 to form a second electrode 270 for connecting the epitaxial layer 220 and the power source negative electrode, thereby forming a light emitting diode as shown in FIG.
  • the above embodiment is exemplified by a blue light emitting diode, but the present invention is not limited thereto.
  • the above embodiment may also be a red light emitting diode or a yellow light emitting diode.
  • Those skilled in the art may The invention is modified, replaced and modified.
  • the present invention provides a light emitting diode having a sapphire substrate having a plurality of bifocal microlens structures on a surface adjacent to the epitaxial layer, and a method of fabricating the same, the bifocal micro
  • the lens structure can increase the reflection of light, improve the external quantum efficiency of the light emitting diode, thereby improving the light utilization efficiency of the light emitting diode
  • the double focal length microlens structure can improve the lattice of the sapphire substrate and other film layers.
  • the degree of matching reduces the crystal defects of the film layer formed on the sapphire substrate, improves the internal quantum efficiency of the light emitting diode, and ensures that the device is not easily broken; further, the method for manufacturing the light emitting diode of the present invention is compared with the prior art. Simple, low cost of production.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Led Devices (AREA)

Description

发光二极管及其制造方法
技术领域
本发明涉及半导体发光领域, 特别是涉及一种发光二极管及其制造方法。
背景技术
发光二极管(LED, Light Emitting Diode )由于具有寿命长、耗能低等优点, 应用于各种领域, 尤其随着其照明性能指标日益大幅提高, LED在照明领域常 用作发光装置。 其中, 以氮化镓(GaN ) 为代表的 III-V族化合物半导体由于具 有带隙宽、 发光效率高、 电子饱和漂移速度高、 化学性质稳定等特点, 在高亮 度蓝光发光二极管、 蓝光激光器等光电子器件领域有着巨大的应用潜力, 引起 了人们的广泛关注。
然而, 目前半导体发光二极管存在着发光效率低的问题。 对于普通的未经 封装的发光二极管, 其出光效率一般只有百分之几, 大量的能量聚集在器件内 部不能出射, 既造成能量浪费, 又影响器件的使用寿命。 因此, 提高半导体发 光二极管的出光效率至关重要。
基于上述的应用需求,许多种提高发光二极管出光效率的方法被应用到器件 结构中, 例如表面粗糙化法, 金属反射镜结构等。
CN 1858918A公开了一种全角度反射镜结构 GaN基发光二极管及其制作方 法。 参考图 1 , 所述发光二极管包括: 衬底 1、 生长在衬底 1上的全角度反射镜 4、 以及制作在全角度反射镜 4上的 GaN LED芯片 13。 所述 GaN LED芯片 13 包括: 蓝宝石衬底 5、 N型 GaN层 6、 有源区量子阱层 7、 P型 GaN层 8、 P型 电极 9、 P型焊盘 10、 N型电极 11、 N型焊盘 12; 其中, 所述全角度反射镜 4 生长在衬底 1上, 其是由高折射率层 3和低折射率层 2堆叠排列成的, 高折射 率层 3与蓝宝石衬底 5接触, 低折射率层 2和衬底 1接触, 高折射率层的折射 率 nH >低折射率层的折射率 ¾>蓝宝石材料的折射率 n,且满足 sin-1― < tan 1 , 其中, η、 ηΗ. ¾为折射率。 该专利通过在发光二极管下表面形成全角度反射镜 结构, 可以将 GaN材料所发光在全角度范围内以高反射率向上反射, 来提高发 光二极管的出光效率。 然而, 该发光二极管制造方法需要在衬底上形成多层由 高折射率层与低折射率层堆叠而成的薄膜结构, 制作工艺非常复杂, 不利于推 广应用。
因此, 提供一种制作工艺简单, 且可增加蓝宝石衬底对光的反射, 提高发光 二极管的外量子效率, 成为本领域技术人员亟待解决的问题。
发明内容
本发明的目的在于提供一种发光二极管,以解决现有的发光二极管出光效率 低的问题。
本发明的另一目的在于提供一种制作工艺简单的发光二极管制造方法,以提 高发光二极管的出光效率。
为解决上述技术问题, 本发明提供一种发光二极管, 所述发光二极管包括: 蓝宝石衬底; 依次位于所述蓝宝石衬底上方的外延层、 有源层和帽层; 其中, 蓝宝石衬底在靠近外延层的表面上具有多个双焦距微透镜结构。
在所述发光二极管中, 还包括位于蓝宝石衬底和外延层之间的緩冲层。
在所述发光二极管中, 还包括位于所述帽层上的透明导电层。
在所述发光二极管中,还包括第一电极、第二电极和深度延伸至所述外延层 的开口, 其中, 所述第一电极位于所述透明导电层上方, 用于连接透明导电层 和电源正极; 所述第二电极位于所述开口内, 用于连接外延层和电源负极。
在所述发光二极管中, 所述外延层的材料为 N型掺杂的氮化镓; 所述有源 层包括多量子阱有源层, 所述多量子阱有源层的材料为铟氮化镓; 所述帽层的 材料为 P型掺杂的氮化镓。 相应的, 本发明还提供一种发光二极管的制造方法, 该制造方法包括: 提供 蓝宝石衬底; 刻蚀所述蓝宝石衬底以形成多个双焦距微透镜结构; 在所述蓝宝 石衬底上方依次形成外延层、 有源层和帽层。
在所述发光二极管的制造方法中, 形成多个双焦距微透镜结构的步骤包括: 在所述蓝宝石衬底上形成多个圓柱形光刻胶台; 对所述圓柱形光刻胶台进行烘 烤, 使所述圓柱形光刻胶台成为球冠状光刻胶; 以所述球冠状光刻胶为掩膜, 执行第一次感应耦合等离子体刻蚀工艺; 执行第二次感应耦合等离子体刻蚀工 艺, 所述第二次感应耦合等离子体刻蚀工艺的线圈功率小于第一次感应耦合等 离子体刻蚀工艺的线圈功率。
在所述发光二极管的制造方法中, 在第一次感应耦合等离子体刻蚀工艺中, 刻蚀气体为三氯化硼、 氦气和氩气的混合气体, 腔室压力为 50mTorr〜2Torr, 底 板功率为 200W〜300W, 线圈功率为 300 W〜500W。
在所述发光二极管的制造方法中, 在第二次感应耦合等离子体刻蚀工艺中 , 刻蚀气体为三氯化硼、 氦气和氩气的混合气体, 腔室压力为 50mTorr〜2Torr, 底 板功率为 200W〜300W, 线圈功率为 270 W〜450W。
在所述发光二极管的制造方法中, 在温度为 120°C〜250°C的范围内, 对圓柱 形光刻胶台进行烘烤, 以使圓柱形光刻胶台成为球冠状光刻胶。
在所述发光二极管的制造方法中, 所述外延层的材料为 N型掺杂的氮化镓; 所述有源层包括多量子阱有源层, 所述多量子阱有源层的材料为铟氮化镓; 所 述帽层的材料为 P型掺杂的氮化镓。
在所述发光二极管的制造方法中, 在形成所述外延层之前, 还包括: 在所述 蓝宝石衬底上形成緩冲层。
在所述发光二极管的制造方法中, 在形成所述帽层之后, 还包括: 在所述帽 层上形成透明导电层。
在所述发光二极管的制造方法中, 在形成所述透明导电层之后, 还包括: 在 所述透明导电层上方形成第一电极; 形成深度延伸至所述外延层的开口; 在所 述开口内形成第二电极。
由于采用了以上技术方案, 与现有技术相比, 本发明具有以下优点: 所述发光二极管的蓝宝石衬底在靠近外延层的表面上具有多个双焦距微透 镜结构, 所述双焦距微透镜结构可以增加光的反射, 提高发光二极管的外量子 效率, 从而提高发光二极管的光利用率; 并且, 由于形成了多个双焦距微透镜 结构, 可提高蓝宝石衬底与其它膜层的晶格匹配度, 减小形成于蓝宝石衬底上 的膜层的晶体缺陷, 提高发光二极管的内量子效率, 并可确保器件不易破裂; 此外, 本发明提供的发光二极管制造方法的工艺步骤简单, 易于实施。 附图说明
图 1为现有的发光二极管的示意图;
图 2为本发明一实施例的发光二极管的示意图;
图 3为本发明一实施例的发光二极管制造方法的流程示意图;
图 4A〜4E为本发明一实施例的发光二极管制造方法的剖面示意图; 图 5为本发明一实施例的圓柱形光刻胶台的俯视图。 具体实施方式
为使本发明的上述目的、特征和优点能够更加明显易懂, 下面结合附图对本 发明的具体实施方式做详细的说明。
本发明的核心思想在于, 提供一种发光二极管, 所述发光二极管包括: 蓝宝 石衬底; 依次位于所述蓝宝石衬底上方的外延层、 有源层和帽层; 其中, 蓝宝 石衬底在靠近外延层的表面上具有多个双焦距微透镜结构。 所述双焦距微透镜 结构可以增加光的反射, 提高发光二极管的外量子效率, 从而提高发光二极管 的光利用率; 并且, 由于形成了多个双焦距微透镜结构, 可提高蓝宝石衬底与 其它膜层的晶格匹配度, 减小形成于蓝宝石衬底上的膜层的晶体缺陷, 提高发 光二极管的内量子效率, 并可确保器件不易破裂; 此外, 本发明提供的发光二 极管制造方法的工艺步骤较少, 制作成本较低。
请参考图 2, 其为本发明一实施例的发光二极管的示意图。 所述发光二极管 为以蓝宝石 (sapphire ) 为衬底的发光二极管, 所述发光二极管为氮化镓基的蓝 光二极管。 如图 2所示, 所述发光二极管包括: 蓝宝石衬底 200, 外延层 220、 有源层 230、 帽层 240, 所述蓝宝石衬底 200在靠近外延层 220的表面上具有多 个双焦距 透镜结构 201。
在本实施例中,双焦距微透镜结构 201是由上下两部分组成, 下部分为直径 较大的圓台状结构, 上部分为直径较小的圓台状结构。 所述双焦距微透镜结构 201可以改变全反射临界角, 增加蓝宝石衬底 200对光的反射, 提高发光二极管 的外量子效率, 从而提高发光二极管的光利用率; 并且, 所述双焦距微透镜结 构 201可提高蓝宝石衬底 200与其它膜层(在本实施例中为緩冲层 210 )的晶格 匹配度, 减小形成于蓝宝石衬底上的緩冲层 210 的晶体缺陷, 提高发光二极管 的内量子效率, 并可确保器件不易破裂。
所述发光二极管还包括緩冲层 210,所述緩冲层 210位于所述蓝宝石衬底 200 和外延层 220之间, 所述緩冲层 210可进一步改善蓝宝石衬底 200与氮化镓材 料之间的晶格常数失配的问题, 所述緩冲层 210—般采用低温条件下生长的氮 化镓薄膜。
所述外延层 220、有源层 230和帽层 240依次位于所述蓝宝石衬底 200上方, 所述外延层 220、 有源层 230和帽层 240构成发光二极管的管芯; 其中, 外延层 220的材料为 N型掺杂的氮化镓(n-GaN ); 所述有源层 230包括多量子阱有源 层, 所述多量子阱有源层的材料为铟氮化镓(InGaN ), 用于发出波长为 470nm 的蓝光; 所述帽层 240的材料为 P型掺杂的氮化镓(p-GaN )。 由于所述外延层 220与帽层 240的掺杂类型相反, N型掺杂的氮化镓通过外部电压驱动使电子漂 移, P型掺杂的氮化镓通过外部电压驱动使空穴漂移, 所述空穴和电子在多量子 阱有源层 (也称为活性层) 中相互重新结合, 从而反射光。
所述发光二极管还包括透明导电层 (TCL ) 250, 所述透明导电层 250位于 帽层 240上方。 由于 P型掺杂的氮化镓的电导率比较小, 因此在帽层 240表面 沉积一层金属的电流扩散层, 有助于提高电导率, 所述透明导电层 250 的材料 例如是 Ni/Au材料。
此外, 由于蓝宝石衬底 200不导电, 为了将发光二极管的管芯连接到电源正 负极, 所述发光二极管还包括第一电极 260、 第二电极 270和深度延伸至所述外 延层 220的开口 221 (即开口 221贯穿透明导电层 250、 帽层 240、 有源层 230 和部分外延层 220 ), 其中, 所述第一电极 260位于所述透明导电层 250上方, 用于连接透明导电层 250和电源正极; 所述第二电极 270位于所述开口 221内, 用于连接外延层 220和电源负极。 所述发光二极管用于发光时, 将第一电极 260 连接至电源正极、 第二电极 270连接至电源负极, 发光二极管管芯通过第一电 极 260与电源正极相连 , 通过第二电极 270与电源负极相连 , 发光二极管管芯 中的有源层 230在电流作用下发光, 所述多个双焦距微透镜结构 201增加光的 反射, 提高发光二极管的外量子效率。
相应的, 本发明还提供一种发光二极管的制造方法, 具体请参考图 3 , 其为 本发明一实施例的发光二极管制造方法的流程示意图, 所述发光二极管的制造 方法包括以下步骤:
530, 提供蓝宝石衬底;
531 , 刻蚀所述蓝宝石衬底以形成多个双焦距微透镜结构;
532, 在所述蓝宝石衬底上方依次形成外延层、 有源层和帽层。
下面将结合剖面示意图对本发明的发光二极管的制造方法进行更详细的描 述, 其中表示了本发明的优选实施例, 应该理解本领域技术人员可以修改在此 描述的本发明, 而仍然实现本发明的有利效果。 因此, 下列描述应当被理解为 对于本领域技术人员的广泛知道, 而并不作为对本发明的限制。
参考图 4A, 首先, 提供蓝宝石衬底 200, 所述蓝宝石衬底 200是由 A1203 形成的, 在本实施例中, 所述蓝宝石衬底 200用以形成氮化镓基的蓝光二极管。
参考图 4B, 然后, 可通过涂胶、 曝光和显影工艺, 在所述蓝宝石衬底 200 上形成多个圓柱形光刻胶台 280。
并结合图 5所示,所述圓柱形光刻胶台 280是指光刻胶台的俯视(从垂直于 蓝宝石衬底 200表面的方向看)形状为圓形。 图中, 多个圓柱形光刻胶台 280 均匀分布, 排成二维阵列, 然而根据设计要求也可排列成其它形式。 可选的, 所述圓柱形光刻胶台 280的厚度 hi Α θΛμπι〜5μιη, 直径 D是 Ιμιη〜10μιη, 间 距 Ο.ΐμη!〜 1μιη。 可以理解的是, 本领域技术人员可根据实际要获得的双焦距微 透镜结构的尺寸相应的调整圓柱形光刻胶台的尺寸。
参考图 4C, 随后, 对所述圓柱形光刻胶台 280进行烘烤, 使所述圓柱形光 刻胶台 280成为球冠状光刻胶 281。 在本实施例中, 在温度为 120°C〜250°C的范 围内, 对圓柱形光刻胶台 280进行烘烤, 所述圓柱形光刻胶台 280在高于光刻 胶的玻璃软化温度下, 由于表面张力的作用成为球冠状光刻胶 281。
参考图 4D, 其后, 以所述球冠状光刻胶 281为掩膜, 执行两步感应耦合等 离子体(Inductive Coupled Plasma, ICP )刻蚀工艺, 直至所述球冠状光刻胶 281 被完全刻蚀掉, 即可在所述蓝宝石衬底 200 靠近外延层的表面上形成多个双焦 距微透镜结构 201。
在本实施例中, 首先, 执行第一次感应耦合等离子体刻蚀工艺; 然后, 执行 第二次感应耦合等离子体刻蚀工艺, 所述第二次感应耦合等离子体刻蚀工艺的 线圈功率 (coil power ) 小于第一次感应耦合等离子体刻蚀工艺的线圈功率, 以 形成上部分直径较小、 下部分直径较大的双焦距微透镜结构。 所述双焦距微透 镜结构 201的高度 h2可以为 3μιη〜5μιη。
可选的,在第一次感应耦合等离子体刻蚀工艺中,所采用的刻蚀气体可以是 三氯化硼(BC13 )、 氦气(He )和氩气(Ar )的混合气体, 其中, 三氯化硼的流 量例如是 20〜1000sccm, 氦气的流量例如是 20〜500sccm, 氩气的流量例如是
20〜500sccm;腔室压力为 50mTorr〜2Torr,底板功率( late power )为 200W〜300W, 线圈功率为 300W〜500W。 在第二次感应耦合等离子体刻蚀工艺中, 刻蚀气体与 第一次感应耦合等离子体刻蚀工艺相同, 且保持腔室压力不变, 同时, 底板功 率也保持不变, 只需改变线圈功率, 使第二次感应耦合等离子体刻蚀工艺的线 圈功率小于第一次感应耦合等离子体刻蚀工艺的线圈功率, 例如 270 W〜450 W。
当然,上述描述并不用于限定本发明,本领域技术人员可根据刻蚀机台的实 际情况, 相应的调整刻蚀气体以及各项工艺参数, 并相应的调整刻蚀选择比, 以达到在蓝宝石衬底上形成双焦距微透镜结构的目的。
参考图 4E, 为了进一步改善蓝宝石衬底 200与氮化镓材料之间的晶格常数 失配的问题, 接下来, 在具有多个双焦距微透镜结构 201 的蓝宝石衬底 200上 形成緩冲层 210, 所述緩冲层 210完全覆盖多个双焦距微透镜结构 201。
在形成緩冲层 210之后, 在所述緩冲层 210上依次形成外延层 220、 有源层 230、 帽层 240, 所述外延层 220、 有源层 230和帽层 240构成发光二极管的管 芯。 所述外延层 220的材料为 N型掺杂的氮化镓; 所述有源层 230包括多量子 阱有源层, 所述多量子阱有源层的材料为铟氮化镓; 所述帽层 240 的材料为 P 型掺杂的氮化镓。
在形成帽层 240之后, 在所述帽层 240上形成透明导电层 250, 所述透明导 电层 250有助于提高电导率, 所述透明导电层 250的材料可采用 Ni/Au材料。 可利用常规的金属有机化学气相沉积(MOCVD )工艺形成緩冲层 210、 外延层 220、 有源层 230、 帽层 240以及透明导电层 250。
请再次参考图 2, 随后, 在所述透明导电层 250上方形成第一电极 260, 用 于连接透明导电层 250和电源正极; 并利用光刻和刻蚀的方法, 形成深度延伸 至所述外延层 220的开口 221 , 再在所述开口 221内形成第二电极 270, 用于连 接外延层 220和电源负极, 从而形成了如图 2所示的发光二极管。
需要说明的是,上述实施例以蓝色发光二极管为例,但是本发明并不限制于 此, 上述实施例还可以是红色发光二极管、 黄色发光二极管, 本领域技术人员 可以根据上述实施例, 对本发明进行修改、 替换和变形。
综上所述,本发明提供了一种发光二极管及其制造方法,所述发光二极管的 蓝宝石衬底在靠近外延层的表面上具有多个双焦距微透镜结构, 所述双焦距微 透镜结构一方面可以增加光的反射, 提高发光二极管的外量子效率, 从而提高 发光二极管的光利用率; 另一方面, 所述双焦距微透镜结构可提高蓝宝石衬底 与其它膜层的晶格匹配度, 减小形成于蓝宝石衬底上的膜层的晶体缺陷, 提高 发光二极管的内量子效率, 并可确保器件不易破裂; 此外, 与现有技术相比, 本发明的发光二极管制造方法工艺简单, 制作成本较低。
显然,本领域的技术人员可以对本发明进行各种改动和变型而不脱离本发明 的精神和范围。 这样, 倘若本发明的这些修改和变型属于本发明权利要求及其 等同技术的范围之内, 则本发明也意图包含这些改动和变型在内。

Claims

权利要求
1、 一种发光二极管, 包括:
蓝宝石衬底;
依次位于所述蓝宝石衬底上方的外延层、 有源层和帽层;
其特征在于, 蓝宝石衬底在靠近外延层的表面上具有多个双焦距微透镜结 构。
2、 如权利要求 1所述的发光二极管, 其特征在于, 所述发光二极管还包括 位于所述蓝宝石衬底和外延层之间的緩冲层。
3、 如权利要求 1所述的发光二极管, 其特征在于, 所述发光二极管还包括 位于所述帽层上的透明导电层。
4、 如权利要求 3所述的发光二极管, 其特征在于, 所述发光二极管还包括 第一电极、 第二电极和深度延伸至所述外延层的开口, 其中,
所述第一电极位于所述透明导电层上方, 用于连接透明导电层和电源正极; 所述第二电极位于所述开口内, 用于连接外延层和电源负极。
5、 如权利要求 1所述的发光二极管, 其特征在于, 所述外延层的材料为 N 型掺杂的氮化镓; 所述有源层包括多量子阱有源层, 所述多量子阱有源层的材 料为铟氮化镓; 所述帽层的材料为 P型掺杂的氮化镓。
6、 一种如权利要求 1所述的发光二极管的制造方法, 其特征在于, 包括: 提供蓝宝石衬底;
刻蚀所述蓝宝石衬底以形成多个双焦距微透镜结构;
在所述蓝宝石衬底上方依次形成外延层、 有源层和帽层。
7、 如权利要求 6所述的制造方法, 其特征在于, 形成多个双焦距微透镜结 构的步骤包括:
在蓝宝石衬底上形成多个圓柱形光刻胶台;
对圓柱形光刻胶台进行烘烤, 使所述圓柱形光刻胶台成为球冠状光刻胶; 以所述球冠状光刻胶为掩膜, 执行第一次感应耦合等离子体刻蚀工艺; 执行第二次感应耦合等离子体刻蚀工艺,所述第二次感应耦合等离子体刻蚀 工艺的线圈功率小于第一次感应耦合等离子体刻蚀工艺的线圈功率。
8、 如权利要求 7所述的制造方法, 其特征在于, 在第一次感应耦合等离子 体刻蚀工艺中, 刻蚀气体为三氯化硼、 氦气和氩气的混合气体, 腔室压力为 50mTorr〜2Torr, 底板功率为 200W〜300W, 线圈功率为 300 W〜500W。
9、 权利要求 8所述的制造方法, 其特征在于, 在第二次感应耦合等离子体 刻蚀工艺中, 刻蚀气体为三氯化硼、 氦气和氩气的混合气体, 腔室压力为 50mTorr〜2Torr, 底板功率为 200W〜300W, 线圈功率为 270 W〜450W。
10、 如权利要求 6或 9所述的制造方法, 其特征在于, 在温度为 120°C〜250 °C的范围内, 对圓柱形光刻胶台进行烘烤, 以使圓柱形光刻胶台成为球冠状光 刻胶。
11、 如权利要求 6或 9所述的制造方法, 其特征在于, 所述外延层的材料为 N型掺杂的氮化镓; 所述有源层包括多量子阱有源层, 所述多量子阱有源层的 材料为铟氮化镓; 所述帽层的材料为 P型掺杂的氮化镓。
12、 如权利要求 6或 9所述的制造方法, 其特征在于, 在形成所述外延层之 前, 还包括: 在所述蓝宝石衬底上形成緩冲层。
13、如权利要求 6或 9所述的制造方法,其特征在于,在形成所述帽层之后, 还包括: 在所述帽层上形成透明导电层。
14、 如权利要求 6或 9所述的制造方法, 其特征在于, 在形成所述透明导电 层之后, 还包括:
在所述透明导电层上方形成第一电极;
形成深度延伸至所述外延层的开口;
在所述开口内形成第二电极。
PCT/CN2011/078058 2010-11-03 2011-08-05 发光二极管及其制造方法 WO2012058961A1 (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US13/392,863 US20130214246A1 (en) 2010-11-03 2011-08-05 Light emitting diode and fabrication method thereof
EP11826153A EP2495773A1 (en) 2010-11-03 2011-08-05 Light-emitting diode and method for manufacturing same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201010530522.4A CN102024898B (zh) 2010-11-03 2010-11-03 发光二极管及其制造方法
CN201010530522.4 2010-11-03

Publications (1)

Publication Number Publication Date
WO2012058961A1 true WO2012058961A1 (zh) 2012-05-10

Family

ID=43865963

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2011/078058 WO2012058961A1 (zh) 2010-11-03 2011-08-05 发光二极管及其制造方法

Country Status (4)

Country Link
US (1) US20130214246A1 (zh)
EP (1) EP2495773A1 (zh)
CN (1) CN102024898B (zh)
WO (1) WO2012058961A1 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102130252B (zh) * 2010-11-03 2013-02-27 映瑞光电科技(上海)有限公司 发光二极管及其制造方法
CN102024898B (zh) * 2010-11-03 2013-03-27 西安神光安瑞光电科技有限公司 发光二极管及其制造方法
CN103022293B (zh) * 2012-12-17 2016-01-27 江苏新广联科技股份有限公司 图形衬底及其制备方法
CN103337576A (zh) * 2013-06-09 2013-10-02 武汉迪源光电科技有限公司 图形化衬底及其制造方法、led芯片及其制造方法
TWI597863B (zh) * 2013-10-22 2017-09-01 晶元光電股份有限公司 發光元件及其製造方法
CN105814244B (zh) * 2013-12-20 2018-06-29 日本碍子株式会社 包含氮化镓层的基板及其制造方法
CN108538970B (zh) * 2018-03-09 2020-07-07 华灿光电(浙江)有限公司 一种发光二极管的制备方法
CN114267761B (zh) * 2021-12-22 2023-10-20 广东中图半导体科技股份有限公司 一种用于led生长的复合图形化衬底、外延片和制备方法

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11142610A (ja) * 1997-11-14 1999-05-28 Seiko Epson Corp マイクロレンズアレイ基板の製造方法
CN1721926A (zh) * 2004-06-11 2006-01-18 精工爱普生株式会社 电光装置、其制造方法以及采用其的电子设备
CN1858918A (zh) 2005-04-30 2006-11-08 中国科学院半导体研究所 全角度反射镜结构GaN基发光二极管及制作方法
KR20080026883A (ko) * 2006-09-21 2008-03-26 엘지이노텍 주식회사 질화물 반도체 발광소자
US20080290064A1 (en) * 2007-05-25 2008-11-27 Ki-Jun Yun Method for forming sapphire micro-lens in led process
CN101336381A (zh) * 2005-11-28 2008-12-31 光州科学技术院 利用化合物半导体的选择性蚀刻制造微透镜和集成有微透镜的光电器件的方法
CN101867001A (zh) * 2010-05-27 2010-10-20 上海蓝光科技有限公司 自对准工艺制作凸形图形衬底的方法
CN102024898A (zh) * 2010-11-03 2011-04-20 西安神光安瑞光电科技有限公司 发光二极管及其制造方法
CN102130245A (zh) * 2010-12-23 2011-07-20 映瑞光电科技(上海)有限公司 发光二极管及其制造方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6818532B2 (en) * 2002-04-09 2004-11-16 Oriol, Inc. Method of etching substrates
WO2005008795A1 (en) * 2003-07-18 2005-01-27 Epivalley Co., Ltd. Nitride semiconductor light emitting device
TWI433343B (zh) * 2004-06-22 2014-04-01 Verticle Inc 具有改良光輸出的垂直構造半導體裝置
JP2007019318A (ja) * 2005-07-08 2007-01-25 Sumitomo Chemical Co Ltd 半導体発光素子、半導体発光素子用基板の製造方法及び半導体発光素子の製造方法
KR100610639B1 (ko) * 2005-07-22 2006-08-09 삼성전기주식회사 수직 구조 질화갈륨계 발광다이오드 소자 및 그 제조방법
TWI518941B (zh) * 2006-11-15 2016-01-21 美國加利福尼亞大學董事會 豎立式透明無鏡發光二極體
US7910488B2 (en) * 2007-07-12 2011-03-22 Applied Materials, Inc. Alternative method for advanced CMOS logic gate etch applications
US20090026471A1 (en) * 2007-07-27 2009-01-29 Noeton Optoelectronics Corp. Light-scattering structure, light emitting device comprising the same and method of forming the same
CN101980391A (zh) * 2010-09-14 2011-02-23 映瑞光电科技(上海)有限公司 发光二极管及其制造方法

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11142610A (ja) * 1997-11-14 1999-05-28 Seiko Epson Corp マイクロレンズアレイ基板の製造方法
CN1721926A (zh) * 2004-06-11 2006-01-18 精工爱普生株式会社 电光装置、其制造方法以及采用其的电子设备
CN1858918A (zh) 2005-04-30 2006-11-08 中国科学院半导体研究所 全角度反射镜结构GaN基发光二极管及制作方法
CN101336381A (zh) * 2005-11-28 2008-12-31 光州科学技术院 利用化合物半导体的选择性蚀刻制造微透镜和集成有微透镜的光电器件的方法
KR20080026883A (ko) * 2006-09-21 2008-03-26 엘지이노텍 주식회사 질화물 반도체 발광소자
US20080290064A1 (en) * 2007-05-25 2008-11-27 Ki-Jun Yun Method for forming sapphire micro-lens in led process
CN101867001A (zh) * 2010-05-27 2010-10-20 上海蓝光科技有限公司 自对准工艺制作凸形图形衬底的方法
CN102024898A (zh) * 2010-11-03 2011-04-20 西安神光安瑞光电科技有限公司 发光二极管及其制造方法
CN102130245A (zh) * 2010-12-23 2011-07-20 映瑞光电科技(上海)有限公司 发光二极管及其制造方法

Also Published As

Publication number Publication date
CN102024898B (zh) 2013-03-27
US20130214246A1 (en) 2013-08-22
EP2495773A1 (en) 2012-09-05
CN102024898A (zh) 2011-04-20

Similar Documents

Publication Publication Date Title
CN102130285B (zh) 发光二极管及其制造方法
WO2012058961A1 (zh) 发光二极管及其制造方法
WO2012048506A1 (zh) 发光二极管及其制造方法
KR20100095134A (ko) 발광소자 및 그 제조방법
US20170025575A1 (en) Light Emitting Diode Chip and Fabrication Method
WO2012040979A1 (zh) 发光装置及其制造方法
CN110098295B (zh) 一种具有导电DBR的GaN基LED的制备方法
US9728670B2 (en) Light-emitting diode and manufacturing method therefor
CN102064245A (zh) 发光二极管制造方法
JP2012169615A (ja) ナノ構造を有する発光ダイオードおよびその製造方法
US9306122B2 (en) Light emitting diode and a manufacturing method thereof, a light emitting device
KR101101858B1 (ko) 반도체 발광소자 및 그 제조방법
CN102130245A (zh) 发光二极管及其制造方法
TWI593137B (zh) 具有異質材料結構之發光元件及其製造方法
CN102130252B (zh) 发光二极管及其制造方法
US8945958B2 (en) Methods for manufacturing light emitting diode and light emitting device
WO2012040978A1 (zh) 发光装置及其制造方法
JP5165668B2 (ja) 半導体発光素子及びその製造方法
CN102064253A (zh) 发光二极管及其制造方法
KR20120005662A (ko) 발광 소자
US20230387346A1 (en) Semiconductor structure and manufacturing method therefor, and light-emitting device and manufacturing method therefor
KR100730752B1 (ko) 초격자층을 갖는 화합물 반도체, 이를 이용한 발광 다이오드 및 이의 제조 방법
TW202034538A (zh) 發光元件及其製造方法
KR20130037625A (ko) 발광다이오드 및 그의 제조방법
KR20100028885A (ko) 질화물 반도체 발광소자 및 그 제조 방법

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 13392863

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 2011826153

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 11826153

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE