WO2010137058A1 - 受信装置、試験装置、受信方法および試験方法 - Google Patents
受信装置、試験装置、受信方法および試験方法 Download PDFInfo
- Publication number
- WO2010137058A1 WO2010137058A1 PCT/JP2009/002294 JP2009002294W WO2010137058A1 WO 2010137058 A1 WO2010137058 A1 WO 2010137058A1 JP 2009002294 W JP2009002294 W JP 2009002294W WO 2010137058 A1 WO2010137058 A1 WO 2010137058A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- received signal
- clock
- signal
- unit
- capturing
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R33/00—Arrangements or instruments for measuring magnetic variables
- G01R33/02—Measuring direction or magnitude of magnetic fields or magnetic flux
- G01R33/032—Measuring direction or magnitude of magnetic fields or magnetic flux using magneto-optic devices, e.g. Faraday or Cotton-Mouton effect
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
- G01R31/31922—Timing generation or clock distribution
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
- G01R31/31932—Comparators
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R33/00—Arrangements or instruments for measuring magnetic variables
- G01R33/0023—Electronic aspects, e.g. circuits for stimulation, evaluation, control; Treating the measured signals; calibration
- G01R33/0029—Treating the measured signals, e.g. removing offset or noise
Definitions
- the present invention relates to a receiving device, a testing device, a receiving method, and a testing method.
- a device such as a DDR-SDRAM that outputs a data signal and a clock signal representing the acquisition timing of the data signal in parallel is known.
- As a test apparatus for testing these devices there is a test apparatus using a multi-strobe function.
- Devices that output a signal in which a clock component is superimposed on a data signal are also known.
- a test apparatus that tests a device that outputs a signal in which a clock component is superimposed on a data signal must reproduce the clock from the data signal output from the device and acquire it according to the strobe signal.
- the test apparatus uses the multi-strobe function of the test apparatus for such a device, it is difficult to regenerate the clock from the data signal by the multi-strobe function.
- a receiving device for capturing the received signal using a recovered clock recovered from an edge of the received signal, wherein the recovered clock is generated.
- a plurality of strobes based on values of the reception signals at respective timings of the plurality of strobes, a multi-strobe generation unit that generates a plurality of strobes having different phases according to the pulse of the reproduction clock,
- a detection unit that detects an edge position of the reception signal with respect to the signal, an adjustment unit that adjusts a phase of the reproduction clock according to the edge position of the reception signal, and a preset phase difference that is set in advance with respect to the reproduction clock
- a receiving device including a capturing unit that captures the received signal at a shifted timing.
- FIG. 1 shows a configuration of a test apparatus 10 according to this embodiment together with a device under test 300.
- FIG. 2 shows a configuration of the receiving device 20 according to the present embodiment.
- FIG. 3 shows an example of processing by the adjustment unit 34 and capture timing by the capture unit 36 according to the present embodiment.
- FIG. 4 shows a processing flow of the receiving apparatus 20 according to this embodiment.
- FIG. 5 shows a configuration of a receiving device 20 according to a modification of the present embodiment.
- FIG. 1 shows a configuration of a test apparatus 10 according to this embodiment together with a device under test 300.
- the test apparatus 10 tests the device under test 300.
- the device under test 300 may be a device that outputs both a data signal and a clock signal indicating the acquisition timing of the data signal, such as DDR-SDRAM (Double-Data-Rate Synchronous Dynamic Random Access Memory). .
- DDR-SDRAM Double-Data-Rate Synchronous Dynamic Random Access Memory
- the device under test 300 may transmit the data signal and the reference timing for capturing the data signal as one clock embedded signal.
- the test apparatus 10 branches one clock embedded signal into two signals. Then, the test apparatus 10 receives one branched signal as a data signal and the other signal as a clock signal. Further, the device under test 300 may transmit two separate clock embedded signals. In this case, the test apparatus 10 receives one clock embedded signal as a data signal and receives the other clock embedded signal as a clock signal.
- the test apparatus 10 includes a receiving device 20, a determination unit 22, and a control unit 24.
- the receiving apparatus 20 receives a data signal and a clock signal output from the device under test 300.
- the receiving device 20 receives a clock embedded signal transmitted from the device under test 300.
- the receiving apparatus 20 takes in the received signal using a recovered clock recovered from the edge of the received signal received from the device under test 300.
- the determination unit 22 determines pass / fail of the device under test 300 based on the result of the data signal taken in by the receiving device 20.
- the control unit 24 controls operations of the receiving device 20 and the determination unit 22.
- FIG. 2 shows a configuration inside the receiving apparatus 20 according to the present embodiment.
- the receiving device 20 includes a reproduction clock generation unit 26, a multi-strobe generation unit 28, a first comparator 30, a detection unit 32, an adjustment unit 34, a capture unit 36, a clock signal generation unit 38, a phase difference A setting unit 40 and a measurement unit 42 are included.
- the regenerated clock generator 26 generates a regenerated clock for the received signal.
- the reproduction clock generator 26 changes the phase of the reproduction clock according to the control amount given from the adjustment unit 34.
- the multi-strobe generation unit 28 generates a plurality of strobes whose phases are slightly different from each other in accordance with the pulse of the reproduction clock. As an example, the multi-strobe generation unit 28 generates a plurality of strobes delayed at predetermined intervals from the reference phase in the recovered clock.
- the first comparator 30 compares a received signal received from the outside with a threshold value and outputs a signal representing a logical value.
- the detection unit 32 acquires the value of the reception signal output from the first comparator 30 at each timing of the plurality of strobes generated by the multi-strobe generation unit 28.
- the detection unit 32 detects the edge position of the reception signal with respect to the plurality of strobes based on the value of the reception signal at the timing of each of the plurality of strobes. That is, the detection unit 32 determines which strobe of the plurality of strobes has detected the edge position of the reception signal from the change point in the value of the reception signal arranged in time series.
- the change point in the value of the received signal may be, for example, a rising edge whose value has changed from 0 to 1, or a falling edge whose value has changed from 1 to 0. Then, the detecting unit 32 outputs the strobe position where the edge position of the received signal is detected to the adjusting unit 34.
- the adjustment unit 34 adjusts the phase of the recovered clock according to the edge position of the received signal. More specifically, the adjustment unit 34 adjusts the phase of the reproduction clock by giving a control amount to the reproduction clock generation unit 26, and determines the position of the boundary strobe determined in advance among the plurality of strobes as the edge position of the clock signal. Adjust to match.
- the position of the boundary strobe may be one strobe position of the plurality of strobes, or may be a position between two adjacent strobes of the plurality of strobes. Further, the position of the boundary strobe may be changeable from the outside, for example.
- the adjustment unit 34 adjusts the phase of the recovered clock according to the edge position of the received signal.
- the adjustment unit 34 includes a difference calculation unit 44, a calculation unit 46, and an integration unit 48.
- the difference calculation unit 44 detects difference data indicating a difference between the position of the boundary strobe and the position of the strobe where the edge position of the received signal is detected, and a code indicating the order of the edge position of the received signal and the position of the boundary strobe. To do.
- the difference calculation unit 44 outputs a code representing EARLY when the position of the boundary strobe is before the edge position of the received signal. Further, the difference calculation unit 44 outputs a code representing LATE when the position of the first boundary strobe is after the edge position of the clock signal.
- the calculation unit 46 generates a control amount for adjusting the phase of the recovered clock for each cycle based on the first difference data and the code detected by the difference calculation unit 44.
- the integration unit 48 integrates the control amount and provides it to the reproduction clock generation unit 26.
- the integration unit 48 may low-pass filter the control amount output for each cycle and provide it to the recovered clock generation unit 26.
- the adjustment unit 34 adjusts the phase of the reproduction clock every cycle of the reproduction clock or a predetermined number of cycles of the reproduction clock.
- the recovered clock generation unit 26 can generate a recovered clock that is phase-locked with respect to the received signal, that is, synchronized with the phase of the edge position of the received signal, for example.
- the capturing unit 36 captures a received signal at a timing shifted in advance by a set phase difference with respect to the reproduction clock. Since the reproduction clock is synchronized with the phase of the edge position of the reception signal, the acquisition unit 36 can acquire a signal component at a timing that is deviated from the intended phase difference from the edge position of the reception signal.
- the clock signal generation unit 38 generates a clock signal having a set phase difference with respect to the reproduction clock.
- the capturing unit 36 captures a received signal according to the clock generated by the clock signal generating unit 38.
- the phase difference setting unit 40 sets each of a plurality of phase differences as a set phase difference.
- the capturing unit 36 captures a received signal at a timing at which a plurality of phase differences set by the phase difference setting unit 40 are shifted from the reproduction clock.
- the measuring unit 42 measures the value of the received signal captured by the capturing unit when each of the plurality of phase differences is set as the set phase difference. That is, the measurement unit 42 captures the value of the received signal at a timing when each of the plurality of phase differences set by the phase difference setting unit 40 is shifted from the reproduction clock. At this time, the recovered clock generator 26 generates a recovered clock that is synchronized with the phase of the edge position of the received signal, so that the measuring unit 42 is shifted by a plurality of phase differences from the edge position of the received signal. Can measure the value of the received signal.
- the measurement unit 42 can obtain a shmoo waveform of a data signal corresponding to each phase by obtaining measurement data corresponding to each phase difference.
- FIG. 3 shows an example of processing by the adjustment unit 34 and capture timing by the capture unit 36 according to the present embodiment.
- the adjustment unit 34 shifts the phase of the recovered clock in accordance with the position difference between the strobe position where the edge position of the received signal is detected and the boundary strobe position. In this case, the adjustment unit 34 shifts the phase of the recovered clock so that the position of the boundary strobe approaches the edge position of the received signal.
- the adjustment unit 34 detects the phase of the recovered clock and the edge position of the received signal.
- the strobe position is shifted by a time corresponding to the position difference between the strobe position and the boundary strobe position.
- the adjusting unit 34 determines the phase of the recovered clock and the strobe that has detected the edge position of the received signal. The position is shifted in the direction to advance by the time corresponding to the position difference between the position of the position and the position of the boundary strobe.
- the adjustment unit 34 adjusts the phase of the recovered clock so as to move the position of the boundary strobe among the plurality of strobes to the vicinity of the edge position of the clock signal. be able to. Thereby, according to the adjustment part 34, the position of a boundary strobe can be synchronized with the edge position of a received signal.
- a plurality of strobes are formed by 16 strobes and are generated in synchronization with the reproduction clock.
- the position of the boundary strobe is the eighth strobe.
- the adjustment unit 34 matches the edge position of the received signal with the position of the eighth strobe.
- the capturing unit 36 captures a received signal at a timing shifted by a preset phase with respect to the reproduction clock.
- the position where the set phase difference is 0.5 UI which is a half of the time 1 UI (unit interval) between two clocks of the received signal is set.
- the phase of the received signal is shifted due to jitter, wander and drift. Since the capturing unit 36 acquires data at a position 0.5 UI away from the edge, that is, an intermediate point between the change points, the data can be acquired correctly even if the edge position is shifted during reception of the reception signal.
- FIG. 4 shows a processing flow of the receiving device 20 according to the present embodiment.
- the receiving device 20 performs initial setting used for data acquisition (S400).
- the initial setting may include a boundary strobe position and / or a setting phase difference that is a timing at which the capturing unit 36 captures.
- the receiving device 20 receives a signal (S410).
- the first comparator 30 compares the received signal with a threshold value and outputs a signal representing a logical value.
- the regenerated clock generator 26 generates a regenerated clock for the received signal (S420).
- the timing for generating the recovered clock may be the same as the signal reception timing or may be a preset timing.
- the multi-strobe generating unit 28 generates a plurality of strobes having different phases according to the pulse of the reproduction clock (S430). As an example, the multi-strobe generation unit 28 generates a plurality of strobes delayed at predetermined intervals from the reference phase in the recovered clock.
- the detection unit 32 acquires the value of the reception signal output from the first comparator 30 at each timing of the plurality of strobes generated by the multi-strobe generation unit 28.
- the detection unit 32 detects the edge position of the reception signal for the plurality of strobes based on the value of the reception signal at each timing of the plurality of strobes (S440). Then, the detecting unit 32 outputs the strobe position where the edge position of the received signal is detected to the adjusting unit 34.
- the adjusting unit 34 adjusts the phase of the recovered clock according to the edge position of the received signal (S450).
- the adjustment unit 34 delays the phase of the recovered clock when the boundary strobe position is earlier than the edge position of the received signal, and adjusts the recovered clock when the boundary strobe position is later than the edge position of the received signal. Advance the phase of.
- the multi-strobe generator 28 generates a plurality of strobes according to the adjusted reproduction clock.
- the detection unit 32 detects the edge position of the received signal with respect to a plurality of strobes, and confirms whether the edge position matches the boundary strobe position or is the intended interval (S460). If the confirmed result is No, the process returns to S450, and if Yes, the process proceeds to S470.
- the capturing unit 36 captures the received signal at a timing shifted by a preset phase with respect to the reproduction clock (S470). At this time, if a plurality of phase differences are set as set phase differences in the phase difference setting unit 40, the capturing unit 36 captures a received signal according to the corresponding phase difference.
- the measurement unit 42 measures the value of the received reception signal.
- the data of the received signal can be measured in accordance with the timing of the edge of the received signal.
- the test apparatus 10 can test the device under test 300 by the determination unit 22 determining the quality of the device under test 300 based on the result of the captured data signal.
- FIG. 5 shows a configuration of the receiving device 20 according to a modification of the present embodiment. Since the receiving apparatus 20 according to this modification employs substantially the same configuration and function as the receiving apparatus 20 according to the present embodiment illustrated in FIG. 2, the receiving apparatus 20 according to the present embodiment illustrated in FIG. Members having substantially the same configuration and function as the members provided are assigned the same reference numerals, and the description thereof will be omitted except for differences.
- the receiving device 20 further includes a second comparator 50 that outputs a logical value of the received signal, and a threshold value setting unit 52.
- the threshold setting unit 52 sets a threshold used by the second comparator 50 to determine the logical value of the received signal.
- the detecting unit 32 detects the edge position of the received signal from the logical value of the received signal received from the first comparator 30. Further, the capturing unit 36 captures the logical value of the received signal received from the second comparator at a timing shifted by a set phase difference with respect to the reproduction clock.
- the first comparator 30 allows the receiving device 20 to appropriately detect the edge of the received signal and generate a reproduction clock having an appropriate phase regardless of the setting of the threshold value of the second comparator.
- the measurement unit 42 may measure the value of the reception signal captured by the capture unit 36 when each of the plurality of threshold values is set in the second comparator 50.
- the measurement unit 42 obtains measurement data corresponding to each threshold value and each phase difference, thereby obtaining a data signal shmoo waveform corresponding to each level and each phase of the data signal.
- the capturing unit 36 captures a received signal at a timing shifted by a preset phase with respect to the reproduction clock.
- the capturing unit 36 may capture the reception signal at a timing of a predetermined capturing strobe among a plurality of strobes.
- the capturing unit 36 can capture the received signal at a timing separated from the edge of the received signal by the phase difference between the boundary strobe and the capturing strobe.
- the acquisition unit 36 may acquire the reception signal at the timing of the acquisition strobe corresponding to the position shifted by a half cycle of the reception signal with respect to the position of the boundary strobe.
- the capturing unit 36 can capture data at a position separated from the boundary strobe by a value close to 0.5 UI or 0.5 UI.
- the received signal is transmitted through one transmission line. Instead, the received signal is separated from the clock signal and the data signal of the clock embedded signal by two transmission lines. May be transmitted. In that case, it is desirable that the detection unit 32 receives the clock signal via the first comparator 30, and the capture unit 36 captures the data signal via the second comparator 50.
- test apparatus for testing a device that outputs a data signal and a clock signal that represents the acquisition timing of the data signal in parallel or outputs a signal in which a clock component is superimposed on the data signal is described.
- the present embodiment is not limited to a test apparatus, and may be a receiving apparatus that receives signals from these devices using a multi-strobe.
- test device 20 receiving device, 22 determination unit, 24 control unit, 26 regenerative clock generation unit, 28 multi-strobe generation unit, 30 first comparator, 32 detection unit, 34 adjustment unit, 36 capture unit, 38 clock signal generation Unit, 40 phase difference setting unit, 42 measuring unit, 44 difference calculating unit, 46 calculating unit, 48 integrating unit, 50 second comparator, 52 threshold setting unit, 300 device under test
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
Claims (10)
- 受信信号のエッジから再生した再生クロックを用いて前記受信信号を取り込む受信装置であって、
前記再生クロックを生成する再生クロック生成部と、
前記再生クロックのパルスに応じて、互いに位相が異なる複数のストローブを発生するマルチストローブ発生部と、
前記複数のストローブのそれぞれのタイミングにおける前記受信信号の値に基づいて、前記複数のストローブに対する前記受信信号のエッジ位置を検出する検出部と、
前記受信信号のエッジ位置に応じて前記再生クロックの位相を調整する調整する調整部と、
前記再生クロックに対して予め設定された設定位相差分ずれたタイミングにおいて、前記受信信号を取り込む取込部と、
を備える受信装置。 - 前記再生クロックに対して前記設定位相差分ずれたクロック信号を生成するクロック信号生成部を更に備え、
前記取込部は、前記クロック信号のタイミングにおいて前記受信信号を取り込む
請求項1に記載の受信装置。 - 複数の位相差のそれぞれを前記設定位相差として設定する位相差設定部と、
前記複数の位相差のそれぞれを前記設定位相差として設定した場合において前記取込部が取り込んだ前記受信信号の値を測定する測定部と、
を更に備える請求項1または2に記載の受信装置。 - 前記受信信号を受け取って前記受信信号の論理値を出力する第1コンパレータおよび第2コンパレータを更に備え、
前記検出部は、前記第1コンパレータから受け取った前記受信信号の論理値から前記受信信号のエッジ位置を検出し、
前記取込部は、前記第2コンパレータから受け取った前記受信信号の論理値を、前記再生クロックに対して前記設定位相差分ずれたタイミングにおいて取り込む
請求項3に記載の受信装置。 - 前記第2コンパレータが前記受信信号の論理値を判定するために用いるしきい値を設定するしきい値設定部を更に備え、
前記測定部は、複数のしきい値のそれぞれを前記第2コンパレータに設定した場合において前記取込部が取り込んだ前記受信信号の値を測定する
請求項4に記載の受信装置。 - 前記取込部は、前記複数のストローブのうち、予め定められた取込用ストローブのタイミングで、前記受信信号を取り込む請求項1に記載の受信装置。
- 前記調整部は、前記再生クロックの位相を調整して、前記複数のストローブのうち予め定められた境界ストローブの位置を、前記受信信号のエッジ位置に調整し、
前記取込部は、前記境界ストローブの位置に対して前記受信信号の半周期ずれた位置に対応する前記取込用ストローブのタイミングで、前記受信信号を取り込む
請求項6に記載の受信装置。 - 被試験デバイスを試験する試験装置であって、
請求項1から7のいずれかに記載の受信装置と、
前記受信装置により前記受信信号を取り込んだ結果に基づいて、前記被試験デバイスの良否を判定する判定部と、
を備える試験装置。 - 受信信号のエッジから再生した再生クロックを用いて前記受信信号を取り込む受信方法であって、
前記再生クロックを生成する再生クロック生成ステップと、
前記再生クロックのパルスに応じて、互いに位相が異なる複数のストローブを発生するマルチストローブ発生ステップと、
前記複数のストローブのそれぞれのタイミングにおける前記受信信号の値に基づいて、前記複数のストローブに対する前記受信信号のエッジ位置を検出する検出ステップと、
前記受信信号のエッジ位置に応じて前記再生クロックの位相を調整する調整する調整ステップと、
前記再生クロックに対して予め設定された設定位相差分ずれたタイミングにおいて、前記受信信号を取り込む取込ステップと、
を備える受信方法。 - 試験装置により被試験デバイスを試験する試験方法であって、
請求項9に記載の受信方法により受信した前記受信信号を取り込んだ結果に基づいて、前記試験装置によって前記被試験デバイスの良否を判定する
試験方法。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011515743A JP5314755B2 (ja) | 2009-05-25 | 2009-05-25 | 受信装置、試験装置、受信方法および試験方法 |
PCT/JP2009/002294 WO2010137058A1 (ja) | 2009-05-25 | 2009-05-25 | 受信装置、試験装置、受信方法および試験方法 |
CN2009801592174A CN102422173A (zh) | 2009-05-25 | 2009-05-25 | 接收装置、测试装置、接收方法及测试方法 |
TW099115315A TW201105990A (en) | 2009-05-25 | 2010-05-13 | Reception device, test device, reception method, and test method |
US13/209,428 US20120013343A1 (en) | 2009-05-25 | 2011-08-14 | Receiving apparatus, test apparatus, receiving method, and test method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2009/002294 WO2010137058A1 (ja) | 2009-05-25 | 2009-05-25 | 受信装置、試験装置、受信方法および試験方法 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/209,428 Continuation US20120013343A1 (en) | 2009-05-25 | 2011-08-14 | Receiving apparatus, test apparatus, receiving method, and test method |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2010137058A1 true WO2010137058A1 (ja) | 2010-12-02 |
Family
ID=43222213
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2009/002294 WO2010137058A1 (ja) | 2009-05-25 | 2009-05-25 | 受信装置、試験装置、受信方法および試験方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US20120013343A1 (ja) |
JP (1) | JP5314755B2 (ja) |
CN (1) | CN102422173A (ja) |
TW (1) | TW201105990A (ja) |
WO (1) | WO2010137058A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106646282A (zh) * | 2017-01-03 | 2017-05-10 | 中国地质大学(武汉) | 一种基于量化时延法提高fid信号测频精度的方法及电路 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103839528B (zh) * | 2014-02-20 | 2016-02-10 | 北京京东方显示技术有限公司 | 拼接显示屏的同步显示方法、时钟控制器及拼接显示屏 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0792228A (ja) * | 1993-09-20 | 1995-04-07 | Hitachi Electron Eng Co Ltd | Icロジックテスターのテスト回路 |
JP2001201532A (ja) * | 2000-01-18 | 2001-07-27 | Advantest Corp | 半導体デバイス試験方法・半導体デバイス試験装置 |
WO2003052768A1 (fr) * | 2001-12-18 | 2003-06-26 | Advantest Corporation | Appareil d'essai a semi-conducteurs |
JP2004127455A (ja) * | 2002-10-04 | 2004-04-22 | Advantest Corp | マルチストローブ生成装置、試験装置、及び調整方法 |
WO2008114508A1 (ja) * | 2007-03-22 | 2008-09-25 | Advantest Corporation | データ受信回路それを利用した試験装置ならびにストローブ信号のタイミング調節回路、方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7406646B2 (en) * | 2002-10-01 | 2008-07-29 | Advantest Corporation | Multi-strobe apparatus, testing apparatus, and adjusting method |
WO2005050231A1 (ja) * | 2003-11-20 | 2005-06-02 | Advantest Corporation | タイミングコンパレータ、データサンプリング装置、及び試験装置 |
-
2009
- 2009-05-25 WO PCT/JP2009/002294 patent/WO2010137058A1/ja active Application Filing
- 2009-05-25 CN CN2009801592174A patent/CN102422173A/zh active Pending
- 2009-05-25 JP JP2011515743A patent/JP5314755B2/ja not_active Expired - Fee Related
-
2010
- 2010-05-13 TW TW099115315A patent/TW201105990A/zh unknown
-
2011
- 2011-08-14 US US13/209,428 patent/US20120013343A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0792228A (ja) * | 1993-09-20 | 1995-04-07 | Hitachi Electron Eng Co Ltd | Icロジックテスターのテスト回路 |
JP2001201532A (ja) * | 2000-01-18 | 2001-07-27 | Advantest Corp | 半導体デバイス試験方法・半導体デバイス試験装置 |
WO2003052768A1 (fr) * | 2001-12-18 | 2003-06-26 | Advantest Corporation | Appareil d'essai a semi-conducteurs |
JP2004127455A (ja) * | 2002-10-04 | 2004-04-22 | Advantest Corp | マルチストローブ生成装置、試験装置、及び調整方法 |
WO2008114508A1 (ja) * | 2007-03-22 | 2008-09-25 | Advantest Corporation | データ受信回路それを利用した試験装置ならびにストローブ信号のタイミング調節回路、方法 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106646282A (zh) * | 2017-01-03 | 2017-05-10 | 中国地质大学(武汉) | 一种基于量化时延法提高fid信号测频精度的方法及电路 |
CN106646282B (zh) * | 2017-01-03 | 2023-05-26 | 中国地质大学(武汉) | 一种基于量化时延法提高fid信号测频精度的方法及电路 |
Also Published As
Publication number | Publication date |
---|---|
JPWO2010137058A1 (ja) | 2012-11-12 |
CN102422173A (zh) | 2012-04-18 |
TW201105990A (en) | 2011-02-16 |
US20120013343A1 (en) | 2012-01-19 |
JP5314755B2 (ja) | 2013-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3920318B1 (ja) | 試験装置および試験方法 | |
WO2007123055A1 (ja) | 試験装置、試験方法、ジッタフィルタ回路、及びジッタフィルタ方法 | |
US8111082B2 (en) | Test apparatus | |
JP4895551B2 (ja) | 試験装置および試験方法 | |
KR101081545B1 (ko) | 복조 장치, 시험장치 및 전자 디바이스 | |
JP5243545B2 (ja) | 試験装置、送信装置、受信装置、試験方法、送信方法、および受信方法 | |
JP5314755B2 (ja) | 受信装置、試験装置、受信方法および試験方法 | |
WO2010092800A1 (ja) | 試験装置および試験方法 | |
JP5232913B2 (ja) | クロック生成装置、試験装置およびクロック生成方法 | |
JP5211239B2 (ja) | 受信装置、試験装置、受信方法および試験方法 | |
JP5210646B2 (ja) | 被測定信号の変化点を検出する装置、方法および試験装置 | |
JP5225925B2 (ja) | 調整装置、調整方法および試験装置 | |
WO2013120361A1 (zh) | 同步信号处理的方法和装置 | |
JP5249357B2 (ja) | 電子デバイス、試験装置および試験方法 | |
JP2021081430A (ja) | 試験測定装置及びエラー検出方法 | |
WO2010087009A1 (ja) | 電子デバイス、試験装置および試験方法 | |
JP4944771B2 (ja) | 試験装置、回路および電子デバイス | |
JP2006180029A (ja) | テスト回路 | |
JP2010011518A (ja) | 試験装置 | |
JP2006003221A (ja) | 試験装置及び試験方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200980159217.4 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09845132 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2011515743 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 09845132 Country of ref document: EP Kind code of ref document: A1 |