WO2010084813A1 - 積層型セラミック電子部品およびその製造方法 - Google Patents
積層型セラミック電子部品およびその製造方法 Download PDFInfo
- Publication number
- WO2010084813A1 WO2010084813A1 PCT/JP2010/050323 JP2010050323W WO2010084813A1 WO 2010084813 A1 WO2010084813 A1 WO 2010084813A1 JP 2010050323 W JP2010050323 W JP 2010050323W WO 2010084813 A1 WO2010084813 A1 WO 2010084813A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- ceramic
- unfired
- layer
- glass
- overcoat layer
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
- H05K1/167—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed resistors
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B18/00—Layered products essentially comprising ceramics, e.g. refractory products
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2235/00—Aspects relating to ceramic starting mixtures or sintered ceramic products
- C04B2235/70—Aspects relating to sintered or melt-casted ceramic products
- C04B2235/96—Properties of ceramic products, e.g. mechanical properties such as strength, toughness, wear resistance
- C04B2235/9607—Thermal properties, e.g. thermal expansion coefficient
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
- C04B2237/30—Composition of layers of ceramic laminates or of ceramic or metallic articles to be joined by heating, e.g. Si substrates
- C04B2237/32—Ceramic
- C04B2237/34—Oxidic
- C04B2237/343—Alumina or aluminates
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
- C04B2237/50—Processing aspects relating to ceramic laminates or to the joining of ceramic articles with other articles by heating
- C04B2237/56—Using constraining layers before or during sintering
- C04B2237/562—Using constraining layers before or during sintering made of alumina or aluminates
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
- C04B2237/50—Processing aspects relating to ceramic laminates or to the joining of ceramic articles with other articles by heating
- C04B2237/62—Forming laminates or joined articles comprising holes, channels or other types of openings
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
- C04B2237/50—Processing aspects relating to ceramic laminates or to the joining of ceramic articles with other articles by heating
- C04B2237/68—Forming laminates or joining articles wherein at least one substrate contains at least two different parts of macro-size, e.g. one ceramic substrate layer containing an embedded conductor or electrode
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0137—Materials
- H05K2201/017—Glass ceramic coating, e.g. formed on inorganic substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/30—Details of processes not otherwise provided for in H05K2203/01 - H05K2203/17
- H05K2203/308—Sacrificial means, e.g. for temporarily filling a space for making a via or a cavity or for making rigid-flexible PCBs
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
- H05K3/4629—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
Definitions
- the present invention relates to a multilayer ceramic electronic component and a method for manufacturing the same, and in particular, includes a multilayer ceramic substrate, and a thick film resistor is formed on one main surface of the multilayer ceramic substrate, and an overcoat layer is formed thereon.
- the present invention relates to a multilayer ceramic electronic component and a method for manufacturing the same.
- the resistor When a resistor composed of a thick film is formed on the surface of a ceramic substrate, the resistor is overcoated with a glass-based material for the purpose of protecting the resistor and improving the weather resistance.
- the resistance value of the overcoated resistor is finely adjusted using a technique such as laser trimming. However, since a very large thermal shock is applied during laser trimming, the resistor may crack after laser trimming. is there. If a crack occurs in the resistor, it becomes difficult to maintain the resistance value stably.
- Patent Document 1 Japanese Patent Application Laid-Open No. 8-250623
- Patent Document 2 Japanese Patent Application Laid-Open No. 2001-322831
- Patent Document 2 in the method for manufacturing a ceramic substrate substantially the same as in Patent Document 1, the thermal expansion coefficient of the overcoat glass is made smaller than the thermal expansion coefficient of the ceramic substrate, so that the heat during laser trimming is reduced. The resistor is prevented from cracking due to impact.
- the resistor and the overcoat glass are generally formed by a post-fire process in which the resistor and the overcoat glass are sequentially applied to the surface of the fired ceramic substrate and fired.
- the post-fire process is employed, there are problems that the number of firings is increased and it is difficult to form a fine pattern.
- the resistor and the overcoat glass may be fired simultaneously with the ceramic substrate.
- problems such as delamination and warping of the substrate are likely to occur if the behavior during firing differs greatly between the ceramic substrate material and the overcoat material.
- Patent Document 3 Japanese Patent Laid-Open No. 2005-039164
- Patent Document 4 Japanese Patent Laid-Open No. 2005-174953
- Patent Document 3 a conductor, a resistor, and overcoat glass are formed on one main surface of an unfired ceramic laminate in which a plurality of glass ceramic green sheets are laminated, and further, on both main surfaces of the ceramic laminate.
- a constraining layer mainly composed of a ceramic material that does not substantially sinter at a temperature at which the unfired ceramic laminate is sintered is disposed, and these firings are performed based on a non-shrinkage simultaneous firing process. has been.
- the glass component contained in the overcoat glass contains crystallized glass, and the softening temperature of the glass component contained in the overcoat glass is in the resistor and the glass ceramic green sheet. It is disclosed that the glass component is higher than the softening point of the glass component contained therein, and that the glass component contained in the overcoat glass contains SiO 2 , Bi 2 O 3, and B 2 O 3 .
- Patent Document 4 describes that an unfired circuit board in which a resistor and a surface conductor are covered with a ceramic green coating layer is sandwiched between restraint sheets and fired simultaneously.
- the ceramic green coating layer is composed of a ceramic paste coating layer and a ceramic green sheet that are integrated with the unfired circuit board by simultaneous firing. Further, the ceramic paste coating layer and the ceramic green sheet constituting the ceramic green coating layer have substantially the same composition as the ceramic green sheet constituting the unfired circuit board.
- covers a surface layer conductor among ceramic green coating layers is removed with a restraint sheet after baking, and, thereby, a surface layer conductor is exposed to the board
- the ceramic paste coating layer and the ceramic green sheet constituting the ceramic green coating layer have substantially the same composition as the ceramic green sheet constituting the green circuit board. There is no difference in coefficient of thermal expansion, and cracks are likely to occur after laser trimming, and it may be difficult to stably control the resistance value of the resistor. In particular, when an overcoat layer is not formed on the ceramic green coating layer, this problem becomes more prominent.
- an object of the present invention is to provide a method for manufacturing a multilayer ceramic electronic component that can solve the above-described problems, and a multilayer ceramic electronic component obtained by this manufacturing method.
- the present invention relates to a method for producing a multilayer ceramic electronic component comprising a thick film resistor formed on one main surface of a multilayer ceramic substrate formed by laminating a plurality of ceramic layers and an overcoat layer formed thereon.
- a method for producing a multilayer ceramic electronic component comprising a thick film resistor formed on one main surface of a multilayer ceramic substrate formed by laminating a plurality of ceramic layers and an overcoat layer formed thereon.
- an unfired thick film resistor is formed on one main surface of an unfired ceramic laminate formed by laminating a plurality of unfired ceramic layers, and an unfired overcoat layer is formed thereon.
- a step of producing an unfired composite laminate, and an unfired ceramic laminate, an unfired thick film resistor, and an unfired overcoat layer so as to be integrally sintered.
- a step of firing the fired composite laminate is
- a method for manufacturing a multilayer ceramic electronic component according to the present invention comprises forming an unfired ceramic layer with a glass ceramic material containing glass and ceramic, and unfired overcoat layer.
- the glass ceramic material and the unfired overcoat layer that make up the unfired ceramic layer are configured so that the proportion of the crystalline phase with a smaller thermal expansion coefficient is greater in the overcoat layer than in the ceramic layer It is characterized by adjusting the glass ceramic material.
- the unfired ceramic layer is formed so that the crystallization temperature of the unfired overcoat layer is higher than the crystallization temperature of the unfired ceramic layer.
- the glass ceramic material which comprises and the glass ceramic material which comprises a green overcoat layer are adjusted.
- the unfired ceramic layer and the unfired overcoat layer include a seed crystal including a crystal phase precipitated in the fired ceramic layer and the overcoat layer,
- the crystallization temperature of the unfired overcoat layer is made higher than the crystallization temperature of the unfired ceramic layer. Is done.
- crushed sintered body made of the same material as the fired ceramic layer as the seed crystal.
- the proportion of the crystal phase having a thermal expansion coefficient smaller than that of the ceramic layer after firing is that of the overcoat layer than that of the ceramic layer.
- the ceramic particle size in the unfired ceramic layer and the ceramic particle size in the unfired overcoat layer may be adjusted.
- the unfired overcoat layer is formed so as to cover the entire one main surface of the unfired ceramic laminate.
- the unfired composite laminate further includes a constraining layer disposed on at least one main surface thereof, and the constraining layer includes the unfired ceramic layer and A ceramic material that does not substantially sinter at a temperature at which the unfired overcoat layer is sintered is a main component, and further includes a step of removing the constraining layer after the step of firing the unfired composite laminate. preferable.
- the present invention also includes a multilayer ceramic substrate formed by laminating a plurality of ceramic layers, a thick film resistor formed on one main surface thereof, and an overcoat layer formed thereon. It is also applied to mold ceramic electronic components.
- the multilayer ceramic electronic component according to the present invention has the following configuration.
- the ceramic layer is made of a glass ceramic material containing glass and ceramic
- the overcoat layer contains glass that is substantially the same in glass, its constituent components, and its composition ratio. Is composed of a glass ceramic material, and is characterized in that the proportion of the crystalline phase having a thermal expansion coefficient smaller than that of the ceramic layer is higher in that of the overcoat layer than that of the ceramic layer .
- the overcoat layer is preferably formed so as to cover the entire surface of the one main surface of the multilayer ceramic substrate.
- the same glass is used for the ceramic layer and the overcoat layer, even if glass diffusion occurs between the multilayer ceramic substrate and the overcoat layer, mechanical properties (strength and thermal expansion coefficient) Etc.) and electrical specification (Q value, relative dielectric constant, etc.) can be suppressed. Moreover, management of glass is easy and it is advantageous also in cost. Furthermore, delamination, warpage of the substrate, and the like due to differences in contraction behavior can be suppressed.
- the thermal expansion coefficient of the overcoat layer is smaller than that of the multilayer ceramic substrate, compressive stress is generated on the surface of the multilayer ceramic substrate to suppress cracking after laser trimming of the thick film resistor. This makes it possible to stably maintain an accurate resistance value.
- FIG. 1 is a cross-sectional view schematically showing a multilayer ceramic electronic component 1 according to an embodiment of the present invention.
- FIG. 2 is a cross-sectional view schematically showing an unfired composite laminate 11 produced for manufacturing the multilayer ceramic electronic component 1 shown in FIG. 1.
- a multilayer ceramic electronic component 1 includes a multilayer ceramic substrate 3 formed by laminating a plurality of ceramic layers 2, a thick film resistor 4 formed on one main surface thereof, and an overcoat layer formed thereon. And 5.
- the multilayer ceramic substrate 3 includes a wiring conductor.
- the wiring conductor is for forming a passive element such as a capacitor or an inductor, or for connecting wiring such as electrical connection between elements.
- the wiring conductor includes several in-plane wiring conductors 6 and interlayer connection conductors 7 formed inside the multilayer ceramic substrate 3, and some surface conductors 8 formed on the outer surface of the multilayer ceramic substrate 3. A specific one of the surface conductors 8 is defined as a resistance connection conductor 8 (A).
- the ceramic layer 2 provided in the multilayer ceramic substrate 3 is made of a glass ceramic material including glass and ceramic.
- the overcoat layer 5 is made of a glass-ceramic material that includes a glass that contains substantially the same constituent components and composition ratio as the glass contained in the ceramic layer 2 and that contains ceramic.
- the ceramic contained in the glass ceramic material constituting the overcoat layer 5 may be the same as or different from the ceramic contained in the glass ceramic material constituting the ceramic layer 2.
- glass having substantially the same component and composition ratio means “even if mutual diffusion of glass components occurs between the ceramic layer and the overcoat layer, This means that the glass has no fluctuation in electrical characteristics, and more specifically, the constituent components and the composition ratio thereof are exactly the same.
- the ratio of the crystal phase having a thermal expansion coefficient smaller than that of the ceramic layer 2 is larger in the overcoat layer 5 than that of the ceramic layer 2.
- the thermal expansion coefficient of the overcoat layer 5 is smaller than the thermal expansion coefficient of the multilayer ceramic substrate 3.
- the overcoat layer 5 is formed so as to cover the entire surface of one main surface of the multilayer ceramic substrate 3, but, for example, a thick film resistor 4 is formed. You may form so that only a part may be covered.
- the multilayer ceramic electronic component 1 shown in FIG. 1 is obtained by simultaneously firing the unfired composite laminate 11 shown in FIG.
- the unfired composite laminate 11 includes an unfired ceramic layer 12 corresponding to the ceramic layer 2, an unfired ceramic laminate 13 corresponding to the multilayer ceramic substrate 3, and an unfired thick film corresponding to the thick film resistor 4. Resistor 14, unfired overcoat layer 15 corresponding to overcoat layer 5, unfired in-plane wiring conductor 16 corresponding to in-plane wiring conductor 6, and unfired interlayer connection conductor 17 corresponding to interlayer connection conductor 7 , And an unfired surface conductor 18 corresponding to the surface conductor 8.
- a specific one of the unfired surface conductors 18 is an unfired resistance connection conductor 18 (A) corresponding to the resistance connection conductor 8 (A).
- the unfired composite laminate 11 includes constraining layers 21 and 22 arranged on each main surface thereof.
- the constraining layers 21 and 22 are mainly composed of a ceramic material that is not substantially sintered at a temperature at which the unfired ceramic layer 12 and the unfired overcoat layer 15 are sintered. Note that either one of the constraining layers 21 and 22 may be omitted, and the constraining layer may be disposed only on one main surface side of the unfired composite laminate 11.
- an unfired ceramic laminate 13 formed by laminating a plurality of unfired ceramic layers 12 is first prepared.
- An unfired in-plane wiring conductor 16, an interlayer connection conductor 17, and a surface conductor 18 are formed on the unfired ceramic laminate 13.
- an unfired thick film resistor 14 is formed on one main surface of the unfired ceramic laminate 13 described above, and an unfired overcoat layer 15 is formed thereon. Furthermore, the constraining layers 21 and 22 are arranged so as to sandwich the unfired thick ceramic film 13 having the unfired thick film resistor 14 and the overcoat layer 15 in the stacking direction. In this way, an unfired composite laminate 11 is obtained.
- a ceramic green sheet to be the unfired ceramic layer 12 typically, a resistor paste for forming the unfired thick film resistor 14, Overcoat green sheets for forming the fired overcoat layer 15, conductive pastes for forming the unfired in-plane wiring conductors 16, the interlayer connection conductors 17 and the surface conductors 18, and the constraining layers 21 and 22, respectively.
- a green sheet for a constraining layer is prepared.
- a through hole is provided in a specific ceramic green sheet, and the conductive paste is filled therewith.
- a conductive paste is printed on a specific ceramic green sheet.
- a resistor paste is printed on a specific ceramic green sheet to form the thick film resistor 14.
- these ceramic green sheets are laminated in a predetermined order, thereby producing an unfired ceramic laminate 13 formed by laminating a plurality of unfired ceramic layers 12. Further, an overcoat green sheet is laminated on one main surface of the unfired ceramic laminate 13 to form an unfired overcoat layer 15. In addition, constraining layer green sheets are laminated to form constraining layers 21 and 22.
- the unfired overcoat layer 15 is formed on the constraining layer green sheet to be the constraining layer 21.
- the unfired ceramic laminate 13 may be produced by laminating this together with other ceramic green sheets. .
- the unfired composite laminate 11 is fired so that the two are integrally sintered.
- the constraining layers 21 and 22 do not substantially sinter, and thus act to suppress shrinkage in the main surface direction of the unfired ceramic laminate 13 and the unfired overcoat layer 15. As a result, the dimensional accuracy of the obtained multilayer ceramic electronic component 1 is increased.
- the constraining layers 21 and 22 are removed, whereby the multilayer ceramic electronic component 1 shown in FIG. 1 is taken out.
- the constraining layers 21 and 22 are in a porous state, and therefore can be easily removed.
- the unfired ceramic layer 12 is made of a glass ceramic material including glass and ceramic.
- the unfired overcoat layer 15 is made of a glass ceramic material containing ceramics and glass having substantially the same constituent components and composition ratio as the glass contained in the unfired ceramic layer 12.
- the ceramic contained in the glass ceramic material constituting the unfired overcoat layer 15 is the glass constituting the unfired ceramic layer 12. It may be the same kind or different kind of ceramic contained in the ceramic material.
- the ceramic green sheet for the unfired ceramic layer 12 and the overcoat green sheet for the unfired overcoat layer 15 are usually made of a solvent, a dispersant, a binder, and a slurry for slurry preparation. Although it contains a plasticizer, these organic components and the amount of addition thereof may be the same or different between the ceramic green sheet and the overcoat green sheet.
- the ratio of the crystal phase having a smaller thermal expansion coefficient than that of the ceramic layer 2 after firing is higher in the overcoat layer 5 than in the ceramic layer 2.
- the glass ceramic material constituting the unfired ceramic layer 12 and the glass ceramic material constituting the unfired overcoat layer 15 are adjusted so as to satisfy this condition.
- the glass ceramic material constituting the overcoat layer 15 is adjusted. More specifically, it is preferable to adjust the crystallization temperature of each layer to be in the range of 920 to 1000 ° C., and the crystallization temperature of the unfired overcoat layer is the crystallization of the unfired ceramic layer.
- the temperature is preferably adjusted to be 2 to 60 ° C. (more preferably 5 to 20 ° C.) higher than the temperature.
- the unfired ceramic layer 12 and the unfired overcoat layer 15 include a seed crystal including a crystal phase precipitated in the fired ceramic layer 2 and the overcoat layer 5, and the unfired overcoat layer
- the weight ratio of the seed crystals in the layer 15 is made smaller than the weight ratio of the seed crystals in the unfired ceramic layer 12.
- the weight ratio of the seed crystal is preferably adjusted within the range of 0 to 2.0% by weight, more preferably 0.2 to 1.0% by weight, based on the total amount of glass and ceramic.
- a method of making the ceramic particle size in the unfired overcoat layer 15 smaller than the ceramic particle size in the unfired ceramic layer 12 may be employed.
- the unfired overcoat layer 15 is formed so as to cover the entire surface of one main surface of the unfired ceramic laminate 13.
- one constraining layer 21 is in contact with the unfired overcoat layer 15, and the other constraining layer 22 is in contact with the unfired ceramic layer 12.
- the restraining forces of the two constraining layers 21 and 22 are substantially equal, and the constraining layer 21 No-shrinkage simultaneous firing using No. 22 and No. 22 can be easily performed. This is because the restraining force applied by each of the constraining layers 21 and 22 depends on the thickness of the reaction layer formed by the glass that permeates each of the constraining layers 21 and 22.
- SiO 2 —CaO—B 2 O 3 —Al 2 O 3 glass powder, alumina powder, and anorthite seed crystal powder were prepared.
- anorthite seed crystal powder a glass ceramic powder obtained by mixing a SiO 2 —CaO—B 2 O 3 —Al 2 O 3 glass powder and an alumina powder is formed into a sheet shape and laminated. What crushed the sintered compact (what precipitated anorthite) obtained by baking what was obtained was used.
- the glass powder and the alumina powder having an average particle diameter of 0.6 ⁇ m are blended at a weight ratio of 56:44, and the anorthite seed crystal powder is added to the glass powder and the alumina powder at a crystallization temperature.
- a slurry prepared by adding a solvent, a dispersant, a binder, and a plasticizer to a mixed powder added at a weight ratio such that becomes 935 ° C. is applied onto a PET (polyethylene terephthalate) film to form a ceramic layer A green sheet was produced.
- a slurry in which a solvent, a dispersant, a binder, and a plasticizer were blended with the alumina powder was applied onto a PET film to prepare a constrained layer green sheet.
- the above glass powder and an alumina powder having an average particle size as shown in the column of “Alumina particle size” in Table 1 are blended at a weight ratio of 56:44, and a total of 100 of these glass powder and alumina powder is added.
- the anorthite seed crystal powder is added in the range of 0 to 1.0% by weight with respect to the weight%, and the mixed powder adjusted so that the crystallization temperature becomes the temperature shown in Table 1 is mixed with a solvent, a dispersant, a binder.
- a plasticizer were added to prepare an overcoat slurry. Then, this overcoat slurry was applied onto the above-described constraining layer green sheet to prepare a two-layered green sheet.
- a green sheet for constraining layers including that coated with an overcoat slurry was laminated, and then pressed to obtain an unfired composite laminate.
- the constraining layer was not sintered, the ceramic layer, the overcoat layer, the thick film resistor, and the wiring conductor were fired at a temperature at which they were sufficiently sintered.
- the fired composite laminate was wet blasted to remove the surface constraining layer, and the multilayer ceramic electronic component according to the sample was taken out.
- the multilayer ceramic electronic component according to each sample obtained in this way was evaluated for the thermal expansion coefficient, the crystallization temperature, the ananosite precipitation degree, and the resistance change defect number.
- the thermal expansion coefficient, the crystallization temperature, and the anorthite precipitation degree were evaluated in the ceramic layer portion and the overcoat layer portion of the multilayer ceramic electronic component.
- the crystallization temperature was determined from the exothermic peak top temperature by differential scanning calorimetry.
- the anorthite precipitation degree indicates the peak intensity ratio between alumina and anorthite by XRD analysis of each sample, and the higher the precipitation degree, the greater the amount of anorthite precipitation.
- the number of resistance change defects is obtained as follows. For resistance stability evaluation, the thickness change rate before and after 2000 cycles of the thermal shock test from ⁇ 40 ° C. to + 150 ° C. was measured after the thick film resistor was laser trimmed. Of the 30 samples, the number of samples with a resistance change rate exceeding 1% was defined as the number of resistance change defects.
- the overcoat layer since the crystallization temperature of the overcoat layer is higher than the crystallization temperature of the ceramic layer, the overcoat layer has an anorthite precipitation level higher than that of the ceramic layer.
- the thermal expansion coefficient of the layer is smaller than the thermal expansion coefficient of the ceramic layer.
- the overcoat layer since the ceramic grain size in the overcoat layer is smaller than the ceramic grain size in the ceramic layer, the overcoat layer has a higher anorthite deposition degree than the ceramic layer anorcite precipitation degree.
- the thermal expansion coefficient of the layer is smaller than the thermal expansion coefficient of the ceramic layer.
- the crystallization temperature of the overcoat layer is higher than the crystallization temperature of the ceramic layer, and the grain size of the ceramic in the overcoat layer is smaller than the grain size of the ceramic in the ceramic layer, Furthermore, compared with 4, the anorcite precipitation degree of the overcoat layer is higher than the anorcite precipitation degree of the ceramic layer, and the thermal expansion coefficient of the overcoat layer is smaller than the thermal expansion coefficient of the ceramic layer.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
Abstract
Description
2 セラミック層
3 多層セラミック基板
4 厚膜抵抗体
5 オーバーコート層
11 未焼成の複合積層体
12 未焼成のセラミック層
13 未焼成のセラミック積層体
14 未焼成の厚膜抵抗体
15 未焼成のオーバーコート層
21,22 拘束層
Claims (9)
- 複数のセラミック層を積層してなる多層セラミック基板の一方主面上に、厚膜抵抗体、さらにその上にオーバーコート層を形成してなる、積層型セラミック電子部品を製造する方法であって、
複数の未焼成のセラミック層を積層してなる未焼成のセラミック積層体の一方主面上に、未焼成の厚膜抵抗体、さらにその上に未焼成のオーバーコート層を形成してなる、未焼成の複合積層体を作製する工程と、
次いで、前記未焼成のセラミック積層体、前記未焼成の厚膜抵抗体および前記未焼成のオーバーコート層が一体的に焼結するように、前記未焼成の複合積層体を焼成する工程と
を備え、
前記未焼成のセラミック層を、ガラスとセラミックとを含むガラスセラミック材料で構成し、前記未焼成のオーバーコート層を、前記未焼成のセラミック層に含まれる前記ガラスとその構成成分およびその組成割合が実質的に同じガラスを含みかつセラミックを含む、ガラスセラミック材料で構成するとともに、
焼成後の前記セラミック層の熱膨張係数よりも小さな熱膨張係数を持つ結晶相の割合が、前記セラミック層のそれよりも前記オーバーコート層のそれが多くなるように、前記未焼成のセラミック層を構成する前記ガラスセラミック材料および前記未焼成のオーバーコート層を構成する前記ガラスセラミック材料を調整することを特徴とする、積層型セラミック電子部品の製造方法。 - 前記未焼成のオーバーコート層の結晶化温度が前記未焼成のセラミック層の結晶化温度よりも高くなるように、前記未焼成のセラミック層を構成する前記ガラスセラミック材料および前記未焼成のオーバーコート層を構成する前記ガラスセラミック材料を調整する、請求項1に記載の積層型セラミック電子部品の製造方法。
- 前記未焼成のセラミック層および前記未焼成のオーバーコート層は、焼成後の前記セラミック層および前記オーバーコート層にて析出する結晶相を含んだ種結晶を含んでおり、前記未焼成のセラミック層における前記種結晶の重量割合および前記オーバーコート層における前記種結晶の重量割合を調整することによって、前記未焼成のオーバーコート層の結晶化温度を前記未焼成のセラミック層の結晶化温度よりも高くする、請求項2に記載の積層型セラミック電子部品の製造方法。
- 前記種結晶として、焼成後の前記セラミック層と同じ材質の焼結体を粉砕したものを用いる、請求項3に記載の積層型セラミック電子部品の製造方法。
- 前記未焼成のセラミック層における前記セラミックの粒径および前記未焼成のオーバーコート層における前記セラミックの粒径を調整することによって、前記未焼成のオーバーコート層の結晶化温度を前記未焼成のセラミック層の結晶化温度よりも高くする、請求項1ないし4のいずれかに記載の積層型セラミック電子部品の製造方法。
- 前記未焼成のオーバーコート層を前記未焼成のセラミック積層体の一方主面の全面を覆うように形成する、請求項1ないし5のいずれかに記載の積層型セラミック電子部品の製造方法。
- 前記未焼成の複合積層体は、その少なくとも一方主面上に配置される拘束層をさらに備え、前記拘束層は、前記未焼成のセラミック層および前記未焼成のオーバーコート層が焼結する温度では実質的に焼結しないセラミック材料を主成分としており、前記未焼成の複合積層体を焼成する工程の後、前記拘束層を除去する工程をさらに備える、請求項1ないし6のいずれかに記載の積層型セラミック電子部品の製造方法。
- 複数のセラミック層を積層してなる多層セラミック基板と、その一方主面上に形成される厚膜抵抗体と、さらにその上に形成されるオーバーコート層とを備える、積層型セラミック電子部品であって、
前記セラミック層は、ガラスとセラミックとを含むガラスセラミック材料で構成されており、前記オーバーコート層は、前記セラミック層に含まれる前記ガラスとその構成成分およびその組成割合が実質的に同じガラスを含みかつセラミックを含む、ガラスセラミック材料で構成されており、
前記セラミック層の熱膨張係数よりも小さな熱膨張係数を持つ結晶相の割合が、前記セラミック層のそれよりも前記オーバーコート層のそれが多いことを特徴とする、積層型セラミック電子部品。 - 前記オーバーコート層は前記多層セラミック基板の一方主面の全面を覆うように形成されている、請求項8の積層型セラミック電子部品。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010547469A JP5071559B2 (ja) | 2009-01-20 | 2010-01-14 | 積層型セラミック電子部品およびその製造方法 |
DE112010000732T DE112010000732T5 (de) | 2009-01-20 | 2010-01-14 | Laminattyp-keramik-elektronikkomponente und verfahren zum fertigen derselben |
US13/181,572 US8491834B2 (en) | 2009-01-20 | 2011-07-13 | Laminate type ceramic electronic component and method for manufacturing same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009-009516 | 2009-01-20 | ||
JP2009009516 | 2009-01-20 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/181,572 Continuation US8491834B2 (en) | 2009-01-20 | 2011-07-13 | Laminate type ceramic electronic component and method for manufacturing same |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2010084813A1 true WO2010084813A1 (ja) | 2010-07-29 |
Family
ID=42355867
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2010/050323 WO2010084813A1 (ja) | 2009-01-20 | 2010-01-14 | 積層型セラミック電子部品およびその製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US8491834B2 (ja) |
JP (1) | JP5071559B2 (ja) |
DE (1) | DE112010000732T5 (ja) |
WO (1) | WO2010084813A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013099944A1 (ja) * | 2011-12-27 | 2013-07-04 | 株式会社村田製作所 | 多層セラミック基板およびそれを用いた電子部品 |
WO2017094335A1 (ja) * | 2015-11-30 | 2017-06-08 | 株式会社村田製作所 | 多層セラミック基板及び電子部品 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5397539B2 (ja) * | 2010-03-31 | 2014-01-22 | 株式会社村田製作所 | 多層セラミック基板およびその製造方法 |
CN109156083B (zh) * | 2016-05-17 | 2021-04-02 | 株式会社村田制作所 | 多层陶瓷基板及电子装置 |
EP3908446A4 (en) * | 2019-01-09 | 2022-03-09 | Aselsan Elektronik Sanayi ve Ticaret Anonim Sirketi | THREE-DIMENSIONAL PRINTING OF MULTI-LAYER CERAMIC MISSILE RADOMES USING INTER-LAYER TRANSITION MATERIALS |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11251723A (ja) * | 1998-02-26 | 1999-09-17 | Kyocera Corp | 回路基板 |
JP2001322831A (ja) * | 2000-05-12 | 2001-11-20 | Sumitomo Metal Electronics Devices Inc | オーバーコートガラス及び厚膜印刷基板 |
JP2008277628A (ja) * | 2007-05-01 | 2008-11-13 | Murata Mfg Co Ltd | セラミック基板の製造方法、セラミック基板、および電子装置 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3093602B2 (ja) | 1995-03-09 | 2000-10-03 | 株式会社住友金属エレクトロデバイス | セラミック回路基板の製造方法 |
JP3748283B2 (ja) | 1995-10-30 | 2006-02-22 | 京セラ株式会社 | 積層ガラスセラミック回路基板の製造方法 |
DE60021828D1 (de) | 1999-10-28 | 2005-09-15 | Murata Manufacturing Co | Dickschicht-Widerstand und Keramiksubstrat |
JP2005039164A (ja) | 2003-06-25 | 2005-02-10 | Kyocera Corp | ガラスセラミック配線基板の製造方法 |
JP2005174953A (ja) | 2003-12-05 | 2005-06-30 | Ngk Spark Plug Co Ltd | セラミック回路基板の製造方法 |
-
2010
- 2010-01-14 DE DE112010000732T patent/DE112010000732T5/de not_active Withdrawn
- 2010-01-14 WO PCT/JP2010/050323 patent/WO2010084813A1/ja active Application Filing
- 2010-01-14 JP JP2010547469A patent/JP5071559B2/ja not_active Expired - Fee Related
-
2011
- 2011-07-13 US US13/181,572 patent/US8491834B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11251723A (ja) * | 1998-02-26 | 1999-09-17 | Kyocera Corp | 回路基板 |
JP2001322831A (ja) * | 2000-05-12 | 2001-11-20 | Sumitomo Metal Electronics Devices Inc | オーバーコートガラス及び厚膜印刷基板 |
JP2008277628A (ja) * | 2007-05-01 | 2008-11-13 | Murata Mfg Co Ltd | セラミック基板の製造方法、セラミック基板、および電子装置 |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013099944A1 (ja) * | 2011-12-27 | 2013-07-04 | 株式会社村田製作所 | 多層セラミック基板およびそれを用いた電子部品 |
JPWO2013099944A1 (ja) * | 2011-12-27 | 2015-05-11 | 株式会社村田製作所 | 多層セラミック基板およびそれを用いた電子部品 |
WO2017094335A1 (ja) * | 2015-11-30 | 2017-06-08 | 株式会社村田製作所 | 多層セラミック基板及び電子部品 |
CN108293302A (zh) * | 2015-11-30 | 2018-07-17 | 株式会社村田制作所 | 多层陶瓷基板及电子部件 |
JPWO2017094335A1 (ja) * | 2015-11-30 | 2018-08-30 | 株式会社村田製作所 | 多層セラミック基板及び電子部品 |
US10308546B2 (en) | 2015-11-30 | 2019-06-04 | Murata Manufacturing Co., Ltd. | Multilayer ceramic substrate and electronic component |
Also Published As
Publication number | Publication date |
---|---|
JPWO2010084813A1 (ja) | 2012-07-19 |
DE112010000732T5 (de) | 2012-06-21 |
US8491834B2 (en) | 2013-07-23 |
JP5071559B2 (ja) | 2012-11-14 |
US20110266036A1 (en) | 2011-11-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7687137B2 (en) | Insulating substrate and manufacturing method therefor, and multilayer wiring board and manufacturing method therefor | |
US7790271B2 (en) | Dielectric ceramic composition, ceramic substrate, and method for producing the same | |
US20090294020A1 (en) | Multilayer ceramic substrate, method for producing same, and electronic component | |
KR20020070483A (ko) | 세라믹 다층 기판의 제조방법 및 미소성의 복합 적층체 | |
JP5071559B2 (ja) | 積層型セラミック電子部品およびその製造方法 | |
JP5796602B2 (ja) | セラミック電子部品およびその製造方法 | |
CN107921744A (zh) | 层叠体和电子部件 | |
JP2004214573A (ja) | セラミック多層基板の製造方法 | |
JP3944791B2 (ja) | セラミック多層プリント回路基板 | |
JP4876493B2 (ja) | 多層セラミック基板および電子部品 | |
JP7180688B2 (ja) | 積層体、電子部品及び積層体の製造方法 | |
JP4606115B2 (ja) | 多層基板及びその製造方法 | |
JP2004319706A (ja) | 導体ペースト並びに多層基板及びその製造方法 | |
JP6493560B2 (ja) | 多層セラミック基板及び電子部品 | |
TWI361800B (en) | Low-temperature co-fired ceramics material and multilayer wiring board using the same | |
JP2003273515A (ja) | セラミックの低温焼結の間の収縮を低減するための方法および抑制層 | |
JP4508625B2 (ja) | 多層基板及びその製造方法 | |
WO2011122408A1 (ja) | 多層セラミック基板およびその製造方法 | |
JP2006237493A (ja) | 配線基板 | |
WO2022191020A1 (ja) | ガラスセラミック材料、積層体、及び、電子部品 | |
JP4699769B2 (ja) | セラミック多層基板の製造方法 | |
KR101469997B1 (ko) | 다층 기판 및 그 제조방법 | |
JPH11233942A (ja) | セラミック多層基板及びその製造方法 | |
JP2006196674A (ja) | 配線基板の製造方法 | |
JPH09139320A (ja) | 複合積層セラミック部品 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10733420 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2010547469 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1120100007322 Country of ref document: DE Ref document number: 112010000732 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 10733420 Country of ref document: EP Kind code of ref document: A1 |