WO2009060852A1 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
WO2009060852A1
WO2009060852A1 PCT/JP2008/070109 JP2008070109W WO2009060852A1 WO 2009060852 A1 WO2009060852 A1 WO 2009060852A1 JP 2008070109 W JP2008070109 W JP 2008070109W WO 2009060852 A1 WO2009060852 A1 WO 2009060852A1
Authority
WO
WIPO (PCT)
Prior art keywords
region
layer
rear surface
peripheral region
active region
Prior art date
Application number
PCT/JP2008/070109
Other languages
English (en)
French (fr)
Inventor
Masafumi Hara
Original Assignee
Toyota Jidosha Kabushiki Kaisha
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyota Jidosha Kabushiki Kaisha filed Critical Toyota Jidosha Kabushiki Kaisha
Priority to CN2008801147519A priority Critical patent/CN101849288B/zh
Priority to EP08848331A priority patent/EP2219224B1/en
Priority to US12/741,622 priority patent/US7973363B2/en
Publication of WO2009060852A1 publication Critical patent/WO2009060852A1/ja

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692Surface layout
    • H01L29/0696Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • H01L29/404Multiple field plate structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395Vertical transistors, e.g. vertical IGBT
    • H01L29/7396Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
    • H01L29/7397Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/8611Planar PN junction diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/10155Shape being other than a cuboid

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

 オン抵抗を増大させずに周辺領域を高耐圧化した半導体装置を提供する。  IGBTは、ボディ領域とガードリングとコレクタ層を備える。ボディ領域は、活性領域におけるドリフト層の表層に形成されている。ガードリングは、周辺領域におけるドリフト層の表層に形成されており、ボディ領域を囲んでいる。コレクタ層は、ドリフト層の裏面側に形成されており、活性領域と周辺領域に亘って形成されている。ガードリングの裏面とドリフト層裏面との間の距離Fが、ボディ領域の裏面とドリフト層の裏面との間の距離よりも長い。周辺領域のコレクタ層の厚みHが、活性領域のコレクタ層の厚みDよりも薄い。そのような構成により、周辺領域では、活性領域に比較して、厚い半導体層へ少ないキャリアが注入される。従って、このIGBTは、周辺領域に注入されるキャリアの密度を活性領域に比較して低くすることができる。即ち、このIGBTは、活性領域のオン抵抗を増大させずに周辺領域の耐圧を向上させることができる。
PCT/JP2008/070109 2007-11-07 2008-11-05 半導体装置 WO2009060852A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN2008801147519A CN101849288B (zh) 2007-11-07 2008-11-05 半导体装置
EP08848331A EP2219224B1 (en) 2007-11-07 2008-11-05 Igbt semiconductor device
US12/741,622 US7973363B2 (en) 2007-11-07 2008-11-05 IGBT semiconductor device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007-289536 2007-11-07
JP2007289536A JP4265684B1 (ja) 2007-11-07 2007-11-07 半導体装置

Publications (1)

Publication Number Publication Date
WO2009060852A1 true WO2009060852A1 (ja) 2009-05-14

Family

ID=40625740

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/070109 WO2009060852A1 (ja) 2007-11-07 2008-11-05 半導体装置

Country Status (5)

Country Link
US (1) US7973363B2 (ja)
EP (1) EP2219224B1 (ja)
JP (1) JP4265684B1 (ja)
CN (1) CN101849288B (ja)
WO (1) WO2009060852A1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110175139A1 (en) * 2008-10-29 2011-07-21 Katsuyuki Torii Semiconductor device and method for manufacturing same

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009194330A (ja) * 2008-02-18 2009-08-27 Mitsubishi Electric Corp 半導体装置およびその製造方法
US8159022B2 (en) * 2008-09-30 2012-04-17 Infineon Technologies Austria Ag Robust semiconductor device with an emitter zone and a field stop zone
JP5606240B2 (ja) * 2010-09-22 2014-10-15 三菱電機株式会社 半導体装置
JP5621703B2 (ja) * 2011-04-26 2014-11-12 三菱電機株式会社 半導体装置
WO2013005304A1 (ja) * 2011-07-05 2013-01-10 三菱電機株式会社 半導体装置
KR101261350B1 (ko) 2011-08-08 2013-05-06 아페리오(주) 박형 인쇄회로기판 제작을 위한 회로패턴 형성 방법
DE112012005981T5 (de) 2012-03-05 2015-04-09 Mitsubishi Electric Corporation Halbleitervorrichtung
US8618576B1 (en) * 2012-08-27 2013-12-31 Infineon Technologies Ag Semiconductor device with back side metal structure
KR101339574B1 (ko) * 2012-08-30 2013-12-10 삼성전기주식회사 절연 게이트형 바이폴라 트랜지스터
CN103715074B (zh) * 2012-09-28 2016-08-03 中国科学院微电子研究所 采用质子辐照制备终端结构的方法
CN103208531B (zh) * 2013-04-07 2015-07-15 株洲南车时代电气股份有限公司 一种快恢复二极管frd芯片及其制作方法
DE102014005879B4 (de) * 2014-04-16 2021-12-16 Infineon Technologies Ag Vertikale Halbleitervorrichtung
US9671351B2 (en) * 2014-04-24 2017-06-06 Stmicroelectronics S.R.L. Multi-sensor optical device for detecting chemical species and manufacturing method thereof
US9818837B2 (en) * 2014-12-10 2017-11-14 Semiconductor Components Industries, Llc Process of forming an electronic device having an electronic component
EP3353814B1 (en) * 2015-11-27 2019-07-10 ABB Schweiz AG Area efficient floating field ring termination
CN107425061B (zh) * 2016-05-24 2020-01-07 株洲中车时代电气股份有限公司 变掺杂阳极igbt结构及其制作方法
WO2018016029A1 (ja) * 2016-07-20 2018-01-25 三菱電機株式会社 半導体装置およびその製造方法
JP6854654B2 (ja) 2017-01-26 2021-04-07 ローム株式会社 半導体装置
JP7043750B2 (ja) * 2017-07-14 2022-03-30 株式会社デンソー SiC-MOSFET
US11450734B2 (en) 2019-06-17 2022-09-20 Fuji Electric Co., Ltd. Semiconductor device and fabrication method for semiconductor device
CN110676314B (zh) * 2019-10-23 2021-05-04 广东美的白色家电技术创新中心有限公司 一种绝缘栅双极型晶体管、功率模块及生活电器

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001298190A (ja) * 2000-02-09 2001-10-26 Fuji Electric Co Ltd 半導体装置及びその製造方法
JP2002110985A (ja) * 2000-09-28 2002-04-12 Toshiba Corp 半導体装置及びその製造方法
JP2006261149A (ja) * 2005-03-15 2006-09-28 Toyota Central Res & Dev Lab Inc 半導体装置とその製造方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3207559B2 (ja) * 1992-10-27 2001-09-10 株式会社東芝 Mos駆動型半導体装置
DE4240027A1 (de) * 1992-11-28 1994-06-01 Asea Brown Boveri MOS-gesteuerte Diode
JPH08102536A (ja) 1994-09-30 1996-04-16 Sanyo Electric Co Ltd 絶縁ゲート型半導体装置
JPH1140822A (ja) 1997-07-15 1999-02-12 Nissan Motor Co Ltd 半導体装置
JP4198251B2 (ja) * 1999-01-07 2008-12-17 三菱電機株式会社 電力用半導体装置およびその製造方法
JP2001144096A (ja) 1999-11-10 2001-05-25 Sanken Electric Co Ltd 半導体装置
US6536423B2 (en) * 2000-08-14 2003-03-25 Patrick J Conway Patient activated mouth moisturizer
DE10205345B9 (de) * 2001-02-09 2007-12-20 Fuji Electric Co., Ltd., Kawasaki Halbleiterbauelement
JP2002343967A (ja) 2001-05-14 2002-11-29 Toyota Central Res & Dev Lab Inc 半導体装置
US7169634B2 (en) * 2003-01-15 2007-01-30 Advanced Power Technology, Inc. Design and fabrication of rugged FRED
JP3906181B2 (ja) * 2003-05-26 2007-04-18 株式会社東芝 電力用半導体装置
JP2005354031A (ja) * 2004-05-13 2005-12-22 Mitsubishi Electric Corp 半導体装置
JP4843253B2 (ja) * 2005-05-23 2011-12-21 株式会社東芝 電力用半導体装置
JP5050329B2 (ja) * 2005-08-26 2012-10-17 サンケン電気株式会社 トレンチ構造半導体装置及びその製造方法
JP5052091B2 (ja) * 2006-10-20 2012-10-17 三菱電機株式会社 半導体装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001298190A (ja) * 2000-02-09 2001-10-26 Fuji Electric Co Ltd 半導体装置及びその製造方法
JP2002110985A (ja) * 2000-09-28 2002-04-12 Toshiba Corp 半導体装置及びその製造方法
JP2006261149A (ja) * 2005-03-15 2006-09-28 Toyota Central Res & Dev Lab Inc 半導体装置とその製造方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2219224A4 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110175139A1 (en) * 2008-10-29 2011-07-21 Katsuyuki Torii Semiconductor device and method for manufacturing same
US8384123B2 (en) * 2008-10-29 2013-02-26 Sanken Electric Co., Ltd. Semiconductor device and method for manufacturing same

Also Published As

Publication number Publication date
US7973363B2 (en) 2011-07-05
CN101849288A (zh) 2010-09-29
EP2219224A1 (en) 2010-08-18
EP2219224B1 (en) 2012-12-26
CN101849288B (zh) 2013-02-13
JP2009117634A (ja) 2009-05-28
US20100224907A1 (en) 2010-09-09
JP4265684B1 (ja) 2009-05-20
EP2219224A4 (en) 2010-11-17

Similar Documents

Publication Publication Date Title
WO2009060852A1 (ja) 半導体装置
IN2014KN02682A (ja)
JP2011129899A5 (ja) 半導体装置
WO2012120359A3 (en) Insulated-gate bipolar transistor
EP2600402A4 (en) SEMICONDUCTOR DEVICE
WO2009102651A3 (en) Edge termination with improved breakdown voltage
EP2879189A3 (en) Solar cell and method of manufacturing the same
WO2009075200A1 (ja) 半導体装置とその製造方法、並びにトレンチゲートの製造方法
EP1959495A4 (en) SEMICONDUCTOR DEVICE WITH TRENCH GRID POWER
WO2011011448A3 (en) Shield contacts in a shielded gate mosfet
WO2008105077A1 (ja) 化合物半導体装置とその製造方法
WO2012054686A3 (en) Trench dmos device with improved termination structure for high voltage applications
WO2009141678A3 (en) Mos device with integrated schottky diode in active region contact trench
WO2011136488A3 (en) Solar cell
EP2631951A3 (en) High power insulated gate bipolar transistors
TW200709416A (en) Trench mosfet and method of manufacturing the same
WO2008013604A3 (en) Solar cell with reduced base diffusion area
JP2009060117A5 (ja)
TW200742079A (en) High density trench FET with integrated Schottky diode and method of manufacture
EP2674979A3 (en) Trench Gate IGBT and a Method for Manufacturing the same
TW200625626A (en) Bipolar transistor with enhanced base transport
WO2008153142A1 (ja) 半導体装置
GB201305363D0 (en) Bipolar non-punch-through power semiconductor device
TW200717704A (en) Method of forming a trench semiconductor device and structure therefor
EP2482325A3 (en) Deep trench insulated gate bipolar transistor

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880114751.9

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08848331

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 12741622

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2008848331

Country of ref document: EP