WO2006121036A1 - 積層インダクタ - Google Patents

積層インダクタ Download PDF

Info

Publication number
WO2006121036A1
WO2006121036A1 PCT/JP2006/309306 JP2006309306W WO2006121036A1 WO 2006121036 A1 WO2006121036 A1 WO 2006121036A1 JP 2006309306 W JP2006309306 W JP 2006309306W WO 2006121036 A1 WO2006121036 A1 WO 2006121036A1
Authority
WO
WIPO (PCT)
Prior art keywords
coil
magnetic
conductor
multilayer
stacking direction
Prior art date
Application number
PCT/JP2006/309306
Other languages
English (en)
French (fr)
Japanese (ja)
Inventor
Kiyohisa Yamauchi
Shigenori Suzuki
Makoto Kawaguchi
Original Assignee
Fdk Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fdk Corporation filed Critical Fdk Corporation
Priority to KR1020077018625A priority Critical patent/KR101285646B1/ko
Publication of WO2006121036A1 publication Critical patent/WO2006121036A1/ja

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F17/00Fixed inductances of the signal type 
    • H01F17/0006Printed inductances
    • H01F17/0013Printed inductances with stacked layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00Details of transformers or inductances, in general

Definitions

  • the present invention relates to a multilayer inductor having a structure in which a coil is embedded in a magnetic material. More specifically, the inner portion of the coil is entirely a magnetic material, and an electrically insulating nonmagnetic material is provided outside the coil.
  • the present invention relates to a multilayer inductor having a structure in which two or more such nonmagnetic layers are symmetrically positioned in the stacking direction with respect to the center of the stack. This multilayer inductor is particularly useful for inductors for DC-DC converters that require high noise.
  • Transformers and choke coils used in power circuits such as DC—DC converters were generally configured with the coil wired to the magnetic core.
  • power circuit components have become smaller.
  • multilayer chip components have been developed and put to practical use.
  • a multilayer inductor an electrically insulating magnetic layer and a conductor pattern are alternately stacked and the conductor patterns are sequentially connected, so that a coil that wraps around in a spiral shape while being superimposed in the stacking direction in the magnetic body.
  • both ends of the coil are drawn to the outer surface of the laminated chip via lead conductors and connected to electrode terminals. That is, the coil is embedded in a chip-type magnetic body.
  • the magnetic layer and the conductor pattern are formed and stacked using, for example, a screen printing technique.
  • Such a multilayer inductor is characterized in that the required inductance can be obtained with a relatively small number of magnetic leaks because the coil is surrounded by a magnetic material. Is suitable.
  • the AC resistance increases at low DC bias (thus, the loss due to standby current is large), and even with a small coil current (excitation current), the magnetic saturation of the magnetic material is reduced. There is a problem that a sudden inductance drop occurs due to the sum (that is, the DC superimposition characteristic is bad).
  • the present applicant replaces a part of the entire magnetic layer with a non-magnetic layer, thereby interposing a magnetic gap in the multilayer inductor, thereby increasing the magnetic saturation level, thereby improving the transformer and choke.
  • a multilayer inductor that can obtain a sufficient rated current as a coil. See JP 2005-45108 A.
  • the problem to be solved by the present invention is to obtain a high inductance, to exhibit excellent DC superposition characteristics, and to suppress AC resistance at the time of low DC bias.
  • a multilayer inductor has an electrical insulating magnetic layer and a conductor pattern that are alternately stacked, and the conductor patterns are sequentially connected to each other, thereby spiraling in a magnetic material while being superimposed in the stacking direction.
  • a coil formed so as to circulate, an electrode terminal provided on the outer surface of the multilayer chip, and a lead conductor for connecting both ends of the coil to the electrode terminal on the outer surface of the multilayer chip,
  • Two or more electrically insulating nonmagnetic layers are arranged symmetrically in the stacking direction with respect to the center of the stacked body over the entire outside of the coil except for the inside.
  • the electrically insulating nonmagnetic layer extends, for example, between the conductor pattern layer forming a part of the coil and the conductor pattern layer overlapping the gap in the stacking direction and outside the coil. However, it may be provided in place of the magnetic layer so as to surround the conductor pattern forming a part of the coil in the same plane as the conductor pattern.
  • FIG. 1 is an explanatory diagram showing an example of a multilayer inductor according to the present invention.
  • FIG. 2 is a longitudinal sectional view showing another embodiment of the present invention.
  • FIG. 3 is a graph showing a difference in DC superposition characteristics between the product of the present invention and a comparative example.
  • a decrease in inductance due to an increase in DC superimposed current is caused by increasing the magnetic flux generated from the coil due to the increase in DC current and saturating the magnetic material.
  • it is effective to reduce the cross-sectional area through which the magnetic flux passes.
  • a decrease in cross-sectional area through which magnetic flux passes results in a decrease in inductance.
  • the non-magnetic material that is, the force that disposes the non-magnetic material instead of the magnetic layer, minimizes the decrease in inductance and extends the DC superposition characteristics. Shape is important.
  • an electrically insulating nonmagnetic layer extends over the entire outer surface except for the inner portion of the coil, and two or more such nonmagnetic layers are formed relative to the center of the multilayer body. It is configured so that it is positioned symmetrically in the stacking direction. Specifically, a force is provided to spread between the layers of conductive patterns that overlap with each other at an interval in the vertical direction and connected to the outside of the coil, or on the same plane as the conductive pattern so as to surround the conductive pattern. Provided in place of the magnetic layer.
  • FIG. 1 is an explanatory view showing an embodiment of the multilayer inductor according to the present invention.
  • A shows the appearance
  • B shows the top surface of the conductor pattern
  • C shows the longitudinal section
  • D shows the structure of the nonmagnetic layer.
  • This multilayer inductor 10 is a chip component for surface mounting that has a substantially rectangular parallelepiped shape. Almost all of the coil is embedded in a material made of a magnetic material, and both ends of the coil are at both ends of the chip. It is structured to be connected to the electrode terminal 12 that is formed in (A in Fig. 1).
  • the internal coil structure is formed by printing a substantially annular (or semi-annular) conductive pattern 20 and an electrically insulating magnetic layer 22 by screen printing or the like and alternately laminating them.
  • the conductor pattern 20 is connected in a magnetic body by the magnetic layer 22 so as to circulate spirally while being superimposed in the stacking direction to form a coil.
  • the conductor pattern is wound in a rectangular shape while being bent at a right angle. Both ends of the coil are respectively drawn out to opposite end faces of the outer surface of the multilayer chip via lead conductors 24 and connected to electrode terminals.
  • an electrically insulating nonmagnetic layer 26 is provided in place of the magnetic layer, and two such nonmagnetic layers 26 are symmetrical in the stacking direction with respect to the center of the stack. It is located and is characterized by this point.
  • a nonmagnetic layer 26 is provided between the first layer and the second layer, and between the third layer and the fourth layer from the bottom.
  • the inside of the coil must be magnetic (see D in Fig. 1).
  • the nonmagnetic layer 26 has a rectangular frame shape and the inside thereof is a rectangular magnetic layer 28.
  • the boundary between the nonmagnetic material and the magnetic material is made slightly smaller than the inner contour line of the conductor pattern 20 to prevent a short circuit from occurring due to the inflow of the conductor paste. It is preferable that the size is such that it can be mounted on 26.
  • the multilayer inductor having the structure of the present invention can satisfy the specifications normally required with a relatively small number of coils in applications such as a DC-DC converter.
  • the optimum position for inserting the non-magnetic layer is appropriately determined according to the coil shape, the number of coils, and the like.
  • FIG. 2A Another embodiment of the multilayer inductor according to the present invention is shown in FIG. In FIG. 2A, an electrically insulating nonmagnetic layer 32 is provided in place of the magnetic layer on the same plane as the conductor pattern 30 so as to surround the conductor pattern 30 forming a part of the coil, and In this structure, two nonmagnetic layers 32 are symmetrically arranged in the stacking direction with respect to the center of the stack.
  • the other part is composed of an electrically insulating magnetic layer 34.
  • Each of these layers is formed by a screen printing method or the like.
  • This embodiment is also an example of the same number of coils as in the above embodiment, and the non-magnetic layer is provided at the position of the second and third conductor patterns in the lower force.
  • FIG. 2B is a modified example of the multilayer inductor shown in FIG. 2A, in which the thickness of the nonmagnetic layer is changed. It is preferable to widen (thicken) the gap between the conductor patterns 30 that are in a relationship of being overlapped with each other at an interval in order to avoid a short circuit. On the other hand, if the thickness of the nonmagnetic layer 32 is controlled and reduced, the inductance can be increased. Therefore, in FIG. 2B, the thickness of the nonmagnetic layer 32 is controlled to be thin so as to obtain a high inductance.
  • the other part is composed of an electrically insulating magnetic layer 34. Each of these layers is formed by a screen printing method or the like. This embodiment is also an example of several coils, and the lower force is also provided with a nonmagnetic layer at the positions of the second and third layer conductor patterns.
  • FIG. 1 An example of the measurement result is shown in FIG.
  • the DC superposition characteristics of three types of multilayer inductors with the same dimensions and the same force (a) to (c) were measured.
  • the product of the present invention of (a) has the same structure as the multilayer inductor shown in FIG. 1, and although the two nonmagnetic layers are interposed, the inside of the coil is all magnetic.
  • (b) and (c) are comparative examples, both of which have a structure in which a nonmagnetic layer is interposed over the entire horizontal cross section of the chip as described in JP-A-2005-45108. There is also a nonmagnetic layer inside the coil!
  • Comparative Example 1 of (b) two nonmagnetic layers are provided on the top and bottom, and in Comparative Example 2 of (c), one nonmagnetic layer is provided in the center.
  • the hatched portion represents the conductor pattern (coil)
  • the dotted portion represents the nonmagnetic layer
  • the other portions represent the magnetic layer.
  • the inside of the coil is made of a magnetic material so that the magnetic flux can easily pass, and the outside is configured so as to control the passage of the magnetic flux by arranging a nonmagnetic layer in part.
  • the DC superposition characteristics can be improved.
  • the number of coils can be appropriately increased or decreased according to the required specifications. However, if the number of coils is excessively large, the number of manufacturing steps is increased and the cost is increased. Therefore, the number of coils is preferably set to the minimum necessary.
  • the multilayer inductor according to the present invention two or more layers in which the inside of the coil is a magnetic body and the outside is a non-magnetic body are inserted symmetrically in the stacking direction with respect to the center of the stack! With this configuration, excellent direct current superimposition characteristics are exhibited while exhibiting high inductance, and the AC resistance during low DC bias can be kept low. This makes it possible to obtain multilayer inductors that are particularly useful for power circuits and power circuits such as DC-DC converters.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Coils Or Transformers For Communication (AREA)
PCT/JP2006/309306 2005-05-10 2006-05-09 積層インダクタ WO2006121036A1 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020077018625A KR101285646B1 (ko) 2005-05-10 2006-05-09 적층 인덕터

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2005-136911 2005-05-10
JP2005136911A JP4873522B2 (ja) 2005-05-10 2005-05-10 積層インダクタ

Publications (1)

Publication Number Publication Date
WO2006121036A1 true WO2006121036A1 (ja) 2006-11-16

Family

ID=37396544

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2006/309306 WO2006121036A1 (ja) 2005-05-10 2006-05-09 積層インダクタ

Country Status (3)

Country Link
JP (1) JP4873522B2 (ko)
KR (1) KR101285646B1 (ko)
WO (1) WO2006121036A1 (ko)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4895193B2 (ja) * 2006-11-24 2012-03-14 Fdk株式会社 積層インダクタ
KR100905850B1 (ko) 2007-08-20 2009-07-02 삼성전기주식회사 적층 인덕터
WO2009069387A1 (ja) * 2007-11-29 2009-06-04 Murata Manufacturing Co., Ltd. 積層型電子部品
WO2009125656A1 (ja) 2008-04-08 2009-10-15 株式会社村田製作所 電子部品
JP5009267B2 (ja) 2008-10-31 2012-08-22 Tdk株式会社 積層インダクタの製造方法
WO2010084794A1 (ja) * 2009-01-22 2010-07-29 株式会社村田製作所 電子部品及びその製造方法
WO2010084677A1 (ja) 2009-01-22 2010-07-29 株式会社村田製作所 積層インダクタ
CN102804292B (zh) 2009-06-24 2014-10-22 株式会社村田制作所 电子元器件及其制造方法
JP4929483B2 (ja) 2009-07-08 2012-05-09 株式会社村田製作所 電子部品及びその製造方法
JP2011091269A (ja) * 2009-10-23 2011-05-06 Taiyo Yuden Co Ltd 積層インダクタ
JP5598452B2 (ja) * 2011-10-14 2014-10-01 株式会社村田製作所 電子部品及びその製造方法
CN103035357A (zh) * 2012-12-03 2013-04-10 深圳顺络电子股份有限公司 层叠电感器
JP6204181B2 (ja) * 2013-12-18 2017-09-27 京セラ株式会社 コイル内蔵基板およびdc−dcコンバータ
JP6569451B2 (ja) * 2015-10-08 2019-09-04 Tdk株式会社 積層コイル部品
JP7032039B2 (ja) * 2016-06-28 2022-03-08 Tdk株式会社 積層コイル部品
JP6520880B2 (ja) 2016-09-26 2019-05-29 株式会社村田製作所 電子部品

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01151212A (ja) * 1987-12-08 1989-06-14 Tdk Corp 積層応用部品の構造
JPH04206905A (ja) * 1990-11-30 1992-07-28 Murata Mfg Co Ltd 積層型トランス
JPH05217772A (ja) * 1992-01-31 1993-08-27 Murata Mfg Co Ltd 複合積層トランス及びその製造方法
JPH0677022A (ja) * 1992-03-31 1994-03-18 Tdk Corp 複合積層部品用非磁性フェライトおよび複合積層部品
JPH0696940A (ja) * 1991-05-02 1994-04-08 American Teleph & Telegr Co <Att> 固体複合磁性素子の製造方法
JP2000277358A (ja) * 1999-03-19 2000-10-06 Alps Electric Co Ltd 変成器

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6387809A (ja) * 1986-09-30 1988-04-19 Citizen Watch Co Ltd 演算増幅器
JP4304019B2 (ja) * 2003-07-24 2009-07-29 Fdk株式会社 磁心型積層インダクタ

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01151212A (ja) * 1987-12-08 1989-06-14 Tdk Corp 積層応用部品の構造
JPH04206905A (ja) * 1990-11-30 1992-07-28 Murata Mfg Co Ltd 積層型トランス
JPH0696940A (ja) * 1991-05-02 1994-04-08 American Teleph & Telegr Co <Att> 固体複合磁性素子の製造方法
JPH05217772A (ja) * 1992-01-31 1993-08-27 Murata Mfg Co Ltd 複合積層トランス及びその製造方法
JPH0677022A (ja) * 1992-03-31 1994-03-18 Tdk Corp 複合積層部品用非磁性フェライトおよび複合積層部品
JP2000277358A (ja) * 1999-03-19 2000-10-06 Alps Electric Co Ltd 変成器

Also Published As

Publication number Publication date
JP4873522B2 (ja) 2012-02-08
KR101285646B1 (ko) 2013-07-12
KR20080007311A (ko) 2008-01-18
JP2006318946A (ja) 2006-11-24

Similar Documents

Publication Publication Date Title
WO2006121036A1 (ja) 積層インダクタ
JP5339398B2 (ja) 積層インダクタ
JP4895193B2 (ja) 積層インダクタ
US8279037B2 (en) Magnetic components and methods of manufacturing the same
JP4304019B2 (ja) 磁心型積層インダクタ
US8659379B2 (en) Magnetic components and methods of manufacturing the same
CN102292782B (zh) 叠层电感器
KR20120018157A (ko) 자성 부품 및 그 제조방법
WO2004055841A1 (ja) 多連チョークコイルおよびそれを用いた電子機器
US20150130577A1 (en) Insulation planar inductive device and methods of manufacture and use
JP2006238310A (ja) Lc複合部品及びこれを用いたノイズ抑制回路
JP5193843B2 (ja) 積層インダクタ
KR20150055871A (ko) 적층형 인덕터
JP5193845B2 (ja) 積層インダクタ
JP2007317892A (ja) 積層インダクタ
JP4735098B2 (ja) トランス
JP2005116666A (ja) 磁性素子
JP6344540B2 (ja) 電力変換モジュール
JP4827087B2 (ja) 積層インダクタ
US20230005658A1 (en) Coupled Inductor
JP5193844B2 (ja) 積層インダクタ
JP2001285005A (ja) ノイズフィルタ
JP2004342814A (ja) 表面実装型インダクタ
JP2006148035A (ja) 積層型コイル部品
KR20130031083A (ko) 적층형 인덕터

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1020077018625

Country of ref document: KR

NENP Non-entry into the national phase

Ref country code: DE

NENP Non-entry into the national phase

Ref country code: RU

122 Ep: pct application non-entry in european phase

Ref document number: 06746137

Country of ref document: EP

Kind code of ref document: A1