Classifications

• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K3/00—Apparatus or processes for manufacturing printed circuits
  • H05K3/22—Secondary treatment of printed circuits
  • H05K3/28—Applying non-metallic protective coatings
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K3/00—Apparatus or processes for manufacturing printed circuits
  • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
  • H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
  • H05K3/305—Affixing by adhesive
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K7/00—Constructional details common to different types of electric apparatus
  • H05K7/02—Arrangements of circuit components or wiring on supporting structure
  • H05K7/10—Plug-in assemblages of components, e.g. IC sockets
  • H05K7/1053—Plug-in assemblages of components, e.g. IC sockets having interior leads
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
  • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
  • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
  • H01L2224/29001—Core members of the layer connector
  • H01L2224/2901—Shape
  • H01L2224/29012—Shape in top view
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
  • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
  • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
  • H01L2224/29001—Core members of the layer connector
  • H01L2224/2901—Shape
  • H01L2224/29012—Shape in top view
  • H01L2224/29015—Shape in top view comprising protrusions or indentations
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
  • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
  • H01L2224/30—Structure, shape, material or disposition of the layer connectors prior to the connecting process of a plurality of layer connectors
  • H01L2224/301—Disposition
  • H01L2224/3012—Layout
  • H01L2224/3015—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
  • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
  • H01L2224/30—Structure, shape, material or disposition of the layer connectors prior to the connecting process of a plurality of layer connectors
  • H01L2224/301—Disposition
  • H01L2224/3012—Layout
  • H01L2224/3015—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
  • H01L2224/30154—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry covering only portions of the surface to be connected
  • H01L2224/30155—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
  • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
  • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
  • H01L2224/3205—Shape
  • H01L2224/32057—Shape in side view
  • H01L2224/32058—Shape in side view being non uniform along the layer connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
  • H01L2224/731—Location prior to the connecting process
  • H01L2224/73101—Location prior to the connecting process on the same surface
  • H01L2224/73103—Bump and layer connectors
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
  • H01L2224/732—Location after the connecting process
  • H01L2224/73201—Location after the connecting process on the same surface
  • H01L2224/73203—Bump and layer connectors
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/01—Dielectrics
  • H05K2201/0104—Properties and characteristics in general
  • H05K2201/0129—Thermoplastic polymer, e.g. auto-adhesive layer; Shaping of thermoplastic polymer
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/09—Shape and layout
  • H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
  • H05K2201/09909—Special local insulating pattern, e.g. as dam around component
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
  • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
  • H05K2201/10621—Components characterised by their electrical contacts
  • H05K2201/10734—Ball grid array [BGA]; Bump grid array
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
  • H05K2203/01—Tools for processing; Objects used during processing
  • H05K2203/0191—Using tape or non-metallic foil in a process, e.g. during filling of a hole with conductive paste
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K3/00—Apparatus or processes for manufacturing printed circuits
  • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
  • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
  • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
  • H05K3/341—Surface mounted components
  • H05K3/3431—Leadless components
  • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
  • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
  • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
  • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Definitions

• This invention relates generally to printed wiring assemblies. More particularly, this invention relates to the use of underfill adhesives to bond surface mount integrated circuit packages to printed circuit boards.
• IC packages such as Flip Chip (FC) and Ball Grid Array (BGA) packages are directly attached to printed circuit boards (PCB) by means of surface mount solder joints.
• FC Flip Chip
• BGA Ball Grid Array
• PCB printed circuit boards
• the hardened, polymerized underfill locks the IC package and the PCB together so that there is little if any differential movement. By controlling excessive stresses that would otherwise form in the joints between the chip and PCB, a reliable assembly can be fabricated. While the conventional use of underfill has solved the mechanical shock problem on PCBs, it has given rise to a series of significant manufacturing problems.
• the prepolymerized liquid underfill must be applied as a secondary process with special equipment. Typically, the underfill is applied to one, two or three edges of the assembled package and allowed to flow all the way under the mounted package. Once the material has flowed to opposite edges and all air has been displaced from under the chip, additional underfill may be dispensed to those outer edges to form a fillet.
• the fillet increases reliability and is generally preferred even though it requires additional manufacturing time.
• the assembly is baked in an oven to polymerize and harden the underfill, again adding time to the process.
• This baking process normally takes 10 to 30 minutes, although it can take several hours, and the added equipment and its maintenance adds significantly to manufacturing costs.
• the electronic device manufacturing industry seeks more efficient manufacturing methods with lower associated costs.
• FIG. 1 is an isometric view of a ball grid array package mounted on a printed circuit board in accordance with the present invention.
• FIG. 2 is an exploded side view of a ball grid array package mounted on a printed circuit board in accordance with the present invention.
• FIGs. 3 and 4 are partial side views of a ball grid array package mounted on a printed circuit board in accordance with various embodiments of the present invention.
• FIG. 5 is a partial plan view of a printed circuit board with underfill film attached thereto to depict the positioning of. the film in accordance with an embodiment of the present invention.
• FIG. 6 is a partial plan view of a printed circuit board with underfill film attached thereto to depict the positioning of the film in accordance with another embodiment of the present invention.
• the printed circuit board has conductive traces and exposed conductive pads on the surface.
• a film adhesive is strategically positioned on the printed circuit board near the conductive pads, and the bumped surface mount integrated circuit package is then placed on the board so that the conductive pads on the package align with the conductive pads on the board.
• the film adhesive softens when the package is soldered to the board, and the film ultimately serves as an underfill to increase the mechanical integrity of the solder joints.
• a printed circuit board 10 designed for surface mount components has conductive traces 12 on at least one major surface or side 11, in conventional manner.
• the PCB 10 also has a plurality of conductive pads 13 disposed on that side and connected to at least some of the conductive traces 12, typically arranged in a pattern, such as an array, and situated to receive an integrated circuit package 14.
• the conductive pads 13 are typically exposed so as to enable electrical connection between the IC package 14 and the traces 12 on the PCB.
• the IC package such as a ball grid array, a flip chip package, or other type of area array surface mount package, typically has an array of contacts or terminals 16 on the underside of the package, that are connected to the integrated circuit in conventional fashion as is well known to those of ordinary skill in the art. These contacts 16 are typically bumped with a solder ball to enable the IC package to be reflow soldered to the corresponding conductive pads 13 on the PCB.
• a self supporting film adhesive 18 is placed on the PCB near, but not touching, the conductive pads 13. The adhesive film 18 functions as the underfill between the IC package 14 and the PCB 10 and serves to rigidize the assembly after the package is soldered to the PCB. Referring now to FIG.
• the adhesive film 58 is cut in a shape of the letter "L" and strategically placed at each of the four corners of the array of conductive pads.
• the adhesive film is carefully positioned so that it is close to the individual conductive pads, but not touching the pads, so as to not interfere with soldering of the IC package to the PCB.
• our invention utilizes a self supporting film of adhesive that is placed onto the PCB prior to the time that the IC package is placed on the PCB.
• the underfill adhesive is in the form of a self supporting film, it can be pre-packaged in, for example, tape and reel format so as to be easily manipulated by placement machines or robots just like any other electronic component.
• the film is placed onto the PCB by one or more placement machines just prior to placing the IC package, and remains in place until the IC package is deposited onto its location.
• the film and package remain in place.
• the solder bumps on the IC package melt and are soldered to the PCB conductive pads 13 and simultaneously the underfill adhesive film 18 softens and flows to form a fillet around the outside edge of the IC package as is shown in FIG. 1.
• the degree of softening and flow depends, of course, on the characteristics of the adhesive selected for the underfill film. For example, a thermoplastic adhesive will soften and flow during the soldering step, and then harden upon cooling to room temperature.
• Thermoset adhesives such as epoxies, polyesters, polyurethanes, and polyimides will experience little or no softening, and generally flow less than thermoplastics, but still create a small fillet prior to curing to a rigid solid. In either case, upon cooling, the adhesives harden to lock the IC package securely in place and prevent differential movement during subsequent mechanical shocks that may occur in the life cycle of the electronic product.
• FIG. 3 an underfill film adhesive that flows will form a fillet 38 similar to that shown, with a portion of the fillet contacting the underside of the IC package and a portion extending up the outside rim of the package to form a meniscus.
• the underfill extends beyond the package edge, and we find that this provides superior resistance to mechanical shock.
• FIG. 4 shows an underfill film adhesive 48 that is completely under the IC package, forming a concave fillet. In practice, we have found that this configuration provides improved shock resistance, but not to the degree that is found in the case of the preferred fillet outside the package edge. As discussed above and depicted in FIG.
• the preferred shape of the adhesive film 58 is an "L" shape, one "L” shaped film on each corner of the array, that captures the corners of the IC package but does not touch the individual solder pads 13 on the PCB.
• the space between the "L” shaped films provides openings in the middle along each side of the package perimeter to permit volatile gases generated in the soldering operation to escape from underneath the package. These openings also provide for faster soldering by increasing convective heat under the IC package.
• FIG. 6 An alternate embodiment of our invention is shown in FIG. 6 where the self supporting underfill adhesive film 68 is in the form of a mesh or grid pattern, surrounding individual solder pads 13 or groups of pads on the PCB array.
• the self supporting adhesive underfill film 18 can be pure polymer, or it can be filled with a filler to alter the physical properties of the adhesive.
• a filler such as silica, titanium dioxide, carbon fibers, microballoons, etc.
• inorganic fillers such as silica, titanium dioxide, carbon fibers, microballoons, etc. are well known to those skilled in the art and can be easily added to the film, along with organic dyes. This is advantageous because it reduces the inherent flexibility of the film, making it easier to handle in an automated factory.
• Laminated films can also be used, with a stiffener laminated longitudinally as, for example, the center core between two layers of adhesive film. Stiffeners such as metal foils, glass fiber mats, paper sheets, or a layer of fully cured thermoset polymer, etc. can be laminated to the adhesive film.
• a novel method of providing an underfill for surface mounted IC packages on printed circuit boards utilizes a self supporting film of adhesive placed on the PCB prior to placing the IC package. The film is then cured or softened during the solder reflow step to bond the IC package to the PCB, preventing stresses from mechanical shock to be concentrated at the solder joints.
• the invention is primarily directed at the use of solder bumped and reflowed IC packages, one can also employ the invention with other non-solder types of attachment methodologies, such as conductive inks, conductive elastomers, gold plated pads, etc., and these types of systems are contemplated in the attached claims.
• a pressure sensitive adhesive that does not soften or flow, but simply locks the IC package in place upon contact, or use an adhesive that softens or cures via electromagnetic radiation.

Landscapes

• Engineering & Computer Science (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Manufacturing & Machinery (AREA)
• Wire Bonding (AREA)
• Electric Connection Of Electric Components To Printed Circuits (AREA)
• Non-Metallic Protective Coatings For Printed Circuits (AREA)

Priority Applications (2)

Applications Claiming Priority (2)

Publications (2)

Family

ID=32770803

Family Applications (1)

Country Status (5)

Cited By (3)

Families Citing this family (15)

Family Cites Families (20)

• 2003
  • 2003-01-31 US US10/356,419 patent/US7265994B2/en not_active Expired - Lifetime
• 2004
  • 2004-01-30 JP JP2006503178A patent/JP4724652B2/ja not_active Expired - Lifetime
  • 2004-01-30 CN CNB2004800028872A patent/CN100524707C/zh not_active Expired - Fee Related
  • 2004-01-30 WO PCT/US2004/002615 patent/WO2004071140A2/en not_active Ceased
  • 2004-01-30 KR KR1020057014068A patent/KR101054239B1/ko not_active Expired - Lifetime

Also Published As

Similar Documents

Legal Events