WO2004010482A1 - Dual chamber vacuum processing system - Google Patents

Dual chamber vacuum processing system Download PDF

Info

Publication number
WO2004010482A1
WO2004010482A1 PCT/US2003/022676 US0322676W WO2004010482A1 WO 2004010482 A1 WO2004010482 A1 WO 2004010482A1 US 0322676 W US0322676 W US 0322676W WO 2004010482 A1 WO2004010482 A1 WO 2004010482A1
Authority
WO
WIPO (PCT)
Prior art keywords
chamber
processing
pump
chambers
pumping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2003/022676
Other languages
English (en)
French (fr)
Inventor
Albert Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Axcelis Technologies Inc
Original Assignee
Axcelis Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Axcelis Technologies Inc filed Critical Axcelis Technologies Inc
Priority to JP2004523187A priority Critical patent/JP2005534174A/ja
Publication of WO2004010482A1 publication Critical patent/WO2004010482A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67155Apparatus for manufacturing or treating in a plurality of work-stations
    • H01L21/6719Apparatus for manufacturing or treating in a plurality of work-stations characterized by the construction of the processing chambers, e.g. modular processing chambers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment

Definitions

  • the present invention relates to dual chamber vacuum processing systems for processing semiconductor wafers and other substrates and, more particularly, to the sharing of hardware resources in such systems.
  • Dual chamber vacuum processing systems have been developed in which certain hardware components are shared between the processing chambers. The idea is that, by sharing components between the chambers, the total cost of the system can be reduced without significantly adversely affecting wafer throughput. Examples of such dual chamber processing systems are disclosed in
  • FIG. 1 A pumping system of an exemplary dual chamber vacuum processing system of the above patents is illustrated schematically in Figure 1.
  • the system of Figure 1 generally includes two processing chambers 10, 12 which are both served by a single microwave source (not shown) that can be switched between the chambers 10, 12.
  • the system includes two vacuum pumps 20, 22.
  • a pump down pump 20 is operated to evacuate the chambers 10, 12 prior to processing.
  • a process pump 22 is operated to evacuate the chambers 10, 12 during processing.
  • Vacuum lines 26 connect the pumps 20, 22 to the chambers 10, 12. Isolation valves 30, 32, 34, 36 are provided in the vacuum lines 26 to selectively isolate the pumps 20, 22 from the chambers 10,
  • the isolation valves 32 and 36 are open, and the isolation valves 30, 34 are closed.
  • the isolation valves 30 and 34 are open, and the isolation valves 32, 36 are closed.
  • a throttle valve 40 is provided upstream of the process pump 22 to regulate pressure in the chamber 10, 12 in which a substrate is being processed.
  • the other chamber 10, 12 In operation, while one of the chambers 10, 12 is processing, the other chamber 10, 12 is vented, unloaded of a processed substrate, loaded with a fresh substrate, and pumped down. If all of these overhead operations can be performed while the first chamber 10, 12 is processing, the microwave source can be switched to the other chamber 10, 12 immediately after the first chamber 10, 12 is finished processing. Accordingly, the microwave source is fully utilized and, ideally, there is no system overhead time in which processing is not occurring in one of the chambers 10, To achieve this "zero overhead" operating condition, however, the system of Figure 1 requires four isolation valves 30, 32, 34, 35, two vacuum pumps 20, 22, and a relatively complex system of vacuum lines 26. These components, and especially the pumps 20, 22 can be relatively expensive. In addition, the pump down pump 20 is not fully utilized, because the actual pump down process constitutes only a relatively small proportion of the total overhead time.
  • a photoresist ashing system in which additional components are shared to reduce cost without significantly adversely affecting wafer throughput.
  • the system includes two processing chambers configured for alternate operation and a single pump that performs both pump down and process pumping of both of the chambers.
  • a dual chamber processing system for continuously processing a plurality of workpieces comprises a common power source switchable between a first plasma applicator of a first chamber and a second plasma applicator of a second chamber.
  • the first chamber is configured for processing a second worl ⁇ iece in a vacuum to completion therein when the power source is applied to the first plasma applicator and switched ON.
  • a robot is provided for removing at substantially atmospheric pressure a first worl ⁇ iece from the second chamber after processing and reloading the second chamber with a third workpiece to be processed while the second worl ⁇ iece is being processed in the first chamber.
  • the second chamber is configured for processing the third worl ⁇ iece in a vacuum to completion therein when the power source is applied to the second plasma applicator and switched ON.
  • the robot is configured for removing at substantially atmospheric pressure the second worl ⁇ iece from the first chamber after processing and reloading the first chamber with a fourth worl ⁇ iece to be processed while the third worl ⁇ iece is being processed in the second chamber.
  • Exactly one pump is provided and adapted to be in fluid communication with the first and second chambers. The pump is configured to perform both process pumping and pump-down
  • a computer can be provided and configured to repeatedly synchronously and alternately control the power source application, the robot movement, the chamber processing, and the pumping.
  • a method for processing substrates in a processing apparatus.
  • the method comprises providing a first processing chamber, a second processing chamber; and a single a vacuum pump adapted to selectively communicate with the first processing chamber via a first vacuum line, and with the second processing chamber via a second vacuum line.
  • the method further comprises alternately pumping the first and second chambers with the single pump.
  • a method further comprises providing a first isolation valve in said first vacuum line, and a second isolation valve in said second vacuum line.
  • the method includes opening the first isolation valve in the first vacuum line, pumping down the first processing chamber with the pump and processing a first substrate in the first processing chamber.
  • the method further provides for unloading a second substrate from the second processing chamber.
  • the method further comprises loading a third substrate into the second processing chamber, closing the first isolation valve in the first vacuum line, opening the second isolation valve in the second vacuum line, and pumping down the second processing chamber with the pump after completing the processing of the first substrate. Finally, the third substrate is processed in the second processing chamber.
  • FIG. 1 is a simplified schematic diagram of a pumping system for a dual chamber substrate processing system of the prior art
  • FIG. 2 is a simplified schematic diagram of a pumping system for a dual chamber substrate processing system according to one embodiment of the present invention
  • FIG. 3 is a graphical representation of timing of preparation and processing phases using the pumping system of FIG. 1; and FIG. 4 is a graphical representation of timing of preparation and processing phases using the pumping system of FIG. 2.
  • a dual-chamber processing system of the present invention can generally include: a plasma source with a switchable power supply, such as a microwave source or other suitable source; suitable robotic interfaces for loading and unloading wafers and performing other wafer-transfer steps; process gas sources; a venting system for bringing a chamber back to atmospheric pressure after a processing step is complete; and a pumping system for reducing the pressure within the chambers before and during wafer processing.
  • the plasma source includes an individual remote plasma applicator associated with each of the chambers.
  • the plasma source is in situ. Other additional components can also be used as desired.
  • Figure 2 illustrates one embodiment of a pumping system for a dual chamber substrate processing system.
  • the system of Figure 2 generally includes a first processing chamber 60 and a second processing chamber 62, which are both served by a single microwave or other power source (not shown) that can be switched between the chambers 60, 62.
  • the illustrated system is designed for synchronously alternating processing of substrates, such that one while one chamber (60 or 62) is performing a processing step, the remaining chamber (60 or 62) can be unloaded of any processed wafers and re-loaded with wafers to be processed.
  • the processing components operate on only one of the two chambers at any given time.
  • the system has only one vacuum pump 64 configured to serve as both a process pump and a pump-down or evacuation pump for both of the chambers 60, 62.
  • the pump 64 is utilized to rapidly reduce the pressure within the process chamber from atmospheric pressure (about 760 Torr) to a pressure at or near a desired process pressure (usually about 1 Torr) in about 3 to 5 seconds.
  • the pump 64 is used to maintain the chamber at a desired process pressure for the duration of the substrate processing step.
  • the pump is preferably sized for the maximum required pumping load, which can often be determined from the chamber size, the desired pump-down rate, and other variables.
  • the pump 64 can be either a dry pump (i.e., one that does not require lubrication oil) or a wet pump (i.e., one that does use lubrication oil).
  • a first vacuum line 66 connects the pump 64 to the first chamber 60.
  • a second vacuum line 68 connects the pump 64 to the second chamber 62.
  • Isolation valves 70,72 are provided in the vacuum lines 66, 68 to isolate the pump 64 from the chambers 60, 62, as desired.
  • a throttle valve 80 is provided upstream of the pump 64 between the pump 64 and the isolation valves 70, 72 to control a flow rate of gas through the vacuum lines. Additional valves and vacuum lines can also be added as desired, for example, to bypass the throttle valve, etc.
  • the steps of venting, unloading, re-loading and pumping down were performed in the first chamber 10 while simultaneously processing wafers (e.g. in a photoresist ashing process) in the second chamber 20 (the 'processing phase').
  • the processing phase and the preparation phase take exactly the same length of time, thereby creating a "zero overhead condition" by allowing the power source to be switched from one chamber to the other with no idle time.
  • the ideal "zero overhead" operating condition of the previous system is not always achieved because in some situations, the preparation phase takes slightly longer than the processing phase.
  • a given process such as a photoresist removal process, may take roughly 15 seconds to complete. If the preparation phase also took 15 seconds to complete, the system would be operating at "zero overhead," and thus the system of Figure 1 could process 240 substrates per hour. In certain situations, however, the system of Figure 1 has been found to have a throughput rate of only 200 substrates per hour for a 15 second process, thus implying that the preparation phase can take slightly longer than the processing step.
  • the isolation valve 70 of the first vacuum line 66 is opened and the isolation valve 72 of the second vacuum line 68 is closed, so that the pump 64 communicates with the first processing chamber 60.
  • the throttle valve 80 can be adjusted to regulate the pressure in the first chamber 60 during processing by controlling a flow rate of gases drawn out of the chamber by the pump 64.
  • the preparation phase 92 of the second chamber 62 is carried out.
  • the preparation phase 92 includes venting, unloading, and reloading the chamber with a new substrate.
  • the chambers can transition to their respective opposite phases by closing the isolation valve 70 of the first vacuum line 66 and opening the isolation valve 72 of the second vacuum line 68, so that the pump 64 communicates with the second chamber 62.
  • the processing phase can then begin in the second chamber 62 by pumping down and processing in the second chamber 62. Thus, only one chamber is pumped at a time, and a single pump can serve this function.
  • the preparation phase is carried out in the first chamber 60 by venting, unloading, and reloading the chamber 60 with a new substrate.
  • the processing phase 102 is completed in the second chamber 62
  • the preparation phase 92 will be completed in the first chamber 60.
  • the chambers can then be transitioned again and the phases can be repeated.
  • the pump down time is effectively subtracted from the total overhead time of the preparation phase 92 and added to the process phase 102. Accordingly, if it takes roughly 3 seconds to pump down one of the chambers 60, 62, and the process time is roughly 15 seconds, the other chamber has 18 seconds to vent, unload, and reload.
  • the simplified system of Figure 2 can likely attain nearly the same throughput rate (200 substrates per hour in the example described above) as the more complex and costly system of Figure 1.
  • one vacuum pump and two isolation valves of the previous system can be eliminated to provide a substantially less costly system.
  • the layout of the vacuum lines 66, 68 of the system of Figure 2 is relatively simple, thus further cost savings are associated with a reduction of vacuum lines. As a result, the system of Figure 2 is cheaper and easier to maintain than the previous system.
  • the microwave remote plasma source is not utilized during pump down, the vacuum pump 64, which is relatively expensive, is fully utilized and is never idling.
  • the arrangement shown and described herein advantageously allows for elimination of one costly pump relative to prior systems and 100% utilization of the vacuum pump that is present.
  • both machine cost and facility expense are reduced without sacrificing throughput or process times.
  • the total process gas flow is on the order of 5 liters per minute for a typical single wafer chamber. Therefore, the gas going through the chamber being processed should be at a higher pressure than what is in the line.
  • the vacuum lines are preferably of sufficient length to provide isolation between the two process chambers. To assist in isolation, the vacuum lines should also be fairly large in diameter to provide more volume for the air to expand from the chamber being pumped down.
  • a bypass valve can be provided with a 1/4 inch line to slow the initial burst of air from the chamber being pumped down. A second or two later, the main ISO 80 valve can be opened, thereby providing a higher conductance to rapidly pump the remaining air from the chamber.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
PCT/US2003/022676 2002-07-19 2003-07-21 Dual chamber vacuum processing system Ceased WO2004010482A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004523187A JP2005534174A (ja) 2002-07-19 2003-07-21 フォトレジスト・アッシング装置

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US39759202P 2002-07-19 2002-07-19
US60/397,592 2002-07-19

Publications (1)

Publication Number Publication Date
WO2004010482A1 true WO2004010482A1 (en) 2004-01-29

Family

ID=30771084

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/022676 Ceased WO2004010482A1 (en) 2002-07-19 2003-07-21 Dual chamber vacuum processing system

Country Status (3)

Country Link
US (1) US20040089227A1 (enExample)
JP (1) JP2005534174A (enExample)
WO (1) WO2004010482A1 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103370768A (zh) * 2011-03-01 2013-10-23 应用材料公司 具有共享泵的真空腔室
US10770272B2 (en) 2016-04-11 2020-09-08 Applied Materials, Inc. Plasma-enhanced anneal chamber for wafer outgassing

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7601648B2 (en) 2006-07-31 2009-10-13 Applied Materials, Inc. Method for fabricating an integrated gate dielectric layer for field effect transistors
KR100826502B1 (ko) 2006-09-18 2008-05-02 삼성전자주식회사 반도체 제조장치
JP5185226B2 (ja) * 2009-07-29 2013-04-17 株式会社アルバック 複数のプラズマ処理装置のプラズマ生成方法及びプラズマ処理装置システム
US20120009694A1 (en) * 2010-07-12 2012-01-12 National Institute Of Standards And Technology Apparatus and method for monitoring precursor flux
US20120088370A1 (en) * 2010-10-06 2012-04-12 Lam Research Corporation Substrate Processing System with Multiple Processing Devices Deployed in Shared Ambient Environment and Associated Methods
KR102204229B1 (ko) * 2016-08-26 2021-01-15 어플라이드 머티어리얼스, 인코포레이티드 저압 리프트 핀 캐비티 하드웨어
DE102017214687A1 (de) * 2017-08-22 2019-02-28 centrotherm international AG Behandlungsvorrichtung für Substrate und Verfahren zum Betrieb einer solchen Behandlungsvorrichtung
WO2021021955A1 (en) 2019-07-29 2021-02-04 Advanced Energy Industries, Inc. Multiplexed power generator output with channel offsets for pulsed driving of multiple loads
DE102021202169A1 (de) 2021-03-05 2022-09-08 centrotherm international AG Verfahren zum Betrieb einer Substrat-Behandlungsvorrichtung und Substrat-Behandlungsvorrichtung

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0699777A1 (en) * 1994-09-01 1996-03-06 Matsushita Electric Industrial Co., Ltd. Method and apparatus of forming thin films
US6228773B1 (en) * 1998-04-14 2001-05-08 Matrix Integrated Systems, Inc. Synchronous multiplexed near zero overhead architecture for vacuum processes
US20020036065A1 (en) * 2000-08-22 2002-03-28 Takayuki Yamagishi Semiconductor processing module and apparatus

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4105916A (en) * 1977-02-28 1978-08-08 Extranuclear Laboratories, Inc. Methods and apparatus for simultaneously producing and electronically separating the chemical ionization mass spectrum and the electron impact ionization mass spectrum of the same sample material
JPS5421175A (en) * 1977-07-18 1979-02-17 Tokyo Ouka Kougiyou Kk Improvement of plasma reaction processor
JPS5739430U (enExample) * 1980-08-14 1982-03-03
US4560417A (en) * 1981-12-30 1985-12-24 Technomex Development, Ltd. Decontamination method for semiconductor wafer handling equipment
US4702205A (en) * 1984-03-06 1987-10-27 David Constant V External combustion vane engine with conformable vanes
US4612207A (en) * 1985-01-14 1986-09-16 Xerox Corporation Apparatus and process for the fabrication of large area thin film multilayers
US4638176A (en) * 1985-08-01 1987-01-20 Mullett Associates, Inc. Uninterruptible power supply
US4640224A (en) * 1985-08-05 1987-02-03 Spectrum Cvd, Inc. CVD heat source
US4692343A (en) * 1985-08-05 1987-09-08 Spectrum Cvd, Inc. Plasma enhanced CVD
US5292393A (en) * 1986-12-19 1994-03-08 Applied Materials, Inc. Multichamber integrated process system
US5138973A (en) * 1987-07-16 1992-08-18 Texas Instruments Incorporated Wafer processing apparatus having independently controllable energy sources
US5225771A (en) * 1988-05-16 1993-07-06 Dri Technology Corp. Making and testing an integrated circuit using high density probe points
US5019233A (en) * 1988-10-31 1991-05-28 Eaton Corporation Sputtering system
US5000682A (en) * 1990-01-22 1991-03-19 Semitherm Vertical thermal processor for semiconductor wafers
US5310410A (en) * 1990-04-06 1994-05-10 Sputtered Films, Inc. Method for processing semi-conductor wafers in a multiple vacuum and non-vacuum chamber apparatus
KR100230697B1 (ko) * 1992-02-18 1999-11-15 이노우에 쥰이치 감압 처리 장치
US5338423A (en) * 1992-11-06 1994-08-16 Zilog, Inc. Method of eliminating metal voiding in a titanium nitride/aluminum processing
CH687986A5 (de) * 1993-05-03 1997-04-15 Balzers Hochvakuum Plasmabehandlungsanlage und Verfahren zu deren Betrieb.
US5647945A (en) * 1993-08-25 1997-07-15 Tokyo Electron Limited Vacuum processing apparatus
JP3332053B2 (ja) * 1993-10-27 2002-10-07 清原 まさ子 チャンバーへのガス供給方法
JP3279038B2 (ja) * 1994-01-31 2002-04-30 ソニー株式会社 プラズマ装置およびこれを用いたプラズマ処理方法
DE4405427C1 (de) * 1994-02-21 1995-11-02 Hennecke Gmbh Maschf Verfahren und Vorrichtung zur Herstellung von endlosen Polyurethan-Formkörpern
US5595482A (en) * 1994-10-27 1997-01-21 Parsons; Marshall F. Airlocking system and method for feeding bulk granular material
JP2665202B2 (ja) * 1995-05-31 1997-10-22 九州日本電気株式会社 半導体ウェハ処理装置
US5900105A (en) * 1996-07-09 1999-05-04 Gamma Precision Technology, Inc. Wafer transfer system and method of using the same
JP3947761B2 (ja) * 1996-09-26 2007-07-25 株式会社日立国際電気 基板処理装置、基板搬送機および基板処理方法
US5855681A (en) * 1996-11-18 1999-01-05 Applied Materials, Inc. Ultra high throughput wafer vacuum processing system
US5955383A (en) * 1997-01-22 1999-09-21 Taiwan Semiconductor Manufacturing Company Ltd. Method for controlling etch rate when using consumable electrodes during plasma etching
US6318384B1 (en) * 1999-09-24 2001-11-20 Applied Materials, Inc. Self cleaning method of forming deep trenches in silicon substrates
US6227773B1 (en) * 2000-01-03 2001-05-08 The Boeing Company Compact autofeed drill and associated drilling method and apparatus

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0699777A1 (en) * 1994-09-01 1996-03-06 Matsushita Electric Industrial Co., Ltd. Method and apparatus of forming thin films
US6228773B1 (en) * 1998-04-14 2001-05-08 Matrix Integrated Systems, Inc. Synchronous multiplexed near zero overhead architecture for vacuum processes
US20020036065A1 (en) * 2000-08-22 2002-03-28 Takayuki Yamagishi Semiconductor processing module and apparatus

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103370768A (zh) * 2011-03-01 2013-10-23 应用材料公司 具有共享泵的真空腔室
CN103370768B (zh) * 2011-03-01 2017-05-31 应用材料公司 具有共享泵的真空腔室
US10770272B2 (en) 2016-04-11 2020-09-08 Applied Materials, Inc. Plasma-enhanced anneal chamber for wafer outgassing
US11348769B2 (en) 2016-04-11 2022-05-31 Applied Materials, Inc. Plasma-enhanced anneal chamber for wafer outgassing

Also Published As

Publication number Publication date
JP2005534174A (ja) 2005-11-10
US20040089227A1 (en) 2004-05-13

Similar Documents

Publication Publication Date Title
JP3486821B2 (ja) 処理装置及び処理装置内の被処理体の搬送方法
KR100271758B1 (ko) 반도체장치 제조설비 및 이의 구동방법
JP3874610B2 (ja) 真空処理のための同期的多重化型略零オーバーヘッドのアーキテクチャ
KR101570657B1 (ko) 공유 진공 펌프를 구비한 트윈 챔버 프로세싱 시스템
EP0935279A2 (en) Device and method for load locking for semiconductuctor processing
US20030044742A1 (en) Method and apparatus for processing substrates in a system having high and low pressure areas
US20040089227A1 (en) Dual chamber vacuum processing system
US6251192B1 (en) Vacuum exhaust system
CN100364039C (zh) 真空处理装置和基板传送方法
KR101148295B1 (ko) 인클로저 배기 방법 및 인클로저 배기 시스템
JP4517595B2 (ja) 被処理体の搬送方法
JP2005534174A5 (enExample)
JP2004052759A (ja) 真空ポンプシステムとその制御方法
JPH09306972A (ja) 半導体製造装置
JPH06104178A (ja) 真空処理方法及び真空処理装置
JPH10144659A (ja) 基板の処理装置
JP2001239144A (ja) ロードロック式真空装置
JP2000232071A (ja) 基板処理方法および基板処理装置
US6843883B2 (en) Vacuum processing apparatus and method for producing an object to be processed
JPH08321446A (ja) 多連式半導体製造装置の処理室排気制御システム
JP2011102673A (ja) 減圧乾燥装置
JPH11230034A (ja) 真空排気システム及びその運転方法
JP2018181871A (ja) 半導体製造装置
KR101208696B1 (ko) 반도체 제조장치 및 그 챔버 압력 제어방법
US20060169206A1 (en) Load lock system for ion beam processing

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2004523187

Country of ref document: JP

122 Ep: pct application non-entry in european phase