WO2002090625A1 - A method to produce germanium layers - Google Patents

A method to produce germanium layers Download PDF

Info

Publication number
WO2002090625A1
WO2002090625A1 PCT/GB2002/001980 GB0201980W WO02090625A1 WO 2002090625 A1 WO2002090625 A1 WO 2002090625A1 GB 0201980 W GB0201980 W GB 0201980W WO 02090625 A1 WO02090625 A1 WO 02090625A1
Authority
WO
WIPO (PCT)
Prior art keywords
protuberances
layer
substrate
desired material
germanium
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/GB2002/001980
Other languages
English (en)
French (fr)
Inventor
Werner Seifert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BTG International Ltd
Original Assignee
BTG International Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BTG International Ltd filed Critical BTG International Ltd
Priority to US10/477,130 priority Critical patent/US6958254B2/en
Priority to EP02769150A priority patent/EP1386025A1/en
Priority to CA002445772A priority patent/CA2445772A1/en
Priority to JP2002587677A priority patent/JP2004531889A/ja
Publication of WO2002090625A1 publication Critical patent/WO2002090625A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B23/00Single-crystal growth by condensing evaporated or sublimed materials
    • C30B23/02Epitaxial-layer growth
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • C30B25/20Epitaxial-layer growth characterised by the substrate the substrate being of the same materials as the epitaxial layer
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02Elements
    • C30B29/08Germanium
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/24Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/27Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials
    • H10P14/271Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials characterised by the preparation of substrate for selective deposition
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/27Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials
    • H10P14/276Lateral overgrowth
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901Materials
    • H10P14/2902Materials being Group IVA materials
    • H10P14/2905Silicon, silicon germanium or germanium
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3202Materials thereof
    • H10P14/3204Materials thereof being Group IVA semiconducting materials
    • H10P14/3211Silicon, silicon germanium or germanium
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3242Structure
    • H10P14/3256Microstructure
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34Deposited materials, e.g. layers
    • H10P14/3402Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3411Silicon, silicon germanium or germanium
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34Deposited materials, e.g. layers
    • H10P14/3402Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3414Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
    • H10P14/3421Arsenides

Definitions

  • the present invention relates to a method of producing layers of germanium and other materials, principally on silicon substrates.
  • WO-A-99/19456 discloses theoretical investigations for growing threading dislocation-free hetero epitaxy.
  • the proposed method involves forming on an Si substrate a layer of a material with a different lattice constant. This creates bumps in the layer, known as Stranski-Krastanov islands, arising from buckling of the layer under strain. Dislocations around the bumps are removed, allowing further defect-free growth of the islands, eventually to form a continuous layer.
  • This is essentially a theoretical analysis, and there is no evidence that the method has been, or could be, implemented in practice, since the resultant structure has an interface between two materials of different lattice constant. This would result in immense strains set up at the interface, with no means of relieving the strains.
  • the present invention provides a method of producing a layer of a desired material, the method comprising: a) providing a substrate of silicon, having a different lattice constant from said desired material, and depositing said desired material on the substrate such that rounded protuberances are produced; b) filling the areas between the protuberances with a non-crystalline material; and c) depositing again said desired material, the rounded protuberances serving as growth sites whereby to produce a layer of said material.
  • the invention provides a semiconductor structure comprising a substrate of silicon, protuberances of a desired material formed on the substrate surface, said protuberances having a rounded shape, and the desired material having a different lattice constant from that of silicon, a layer of non-crystalline material being formed between the protuberances, and a layer of said desired material being formed on top of, and in contact with, the rounded protuberances.
  • the layer of material is essentially formed in step c) as single crystals extending from each protuberance.
  • the crystals may extend to form a more or less continuous layer; alternatively the growth may continue to form a layer of uniform thickness.
  • the protuberances may be formed on the substrate in any desired way.
  • the substrate may be prepared to define sites on which the desired material may be deposited, by lithography or other methods (for example, that described in our copending applicationWO 01/84238).
  • SK Stranski Krastanov
  • the growth of the initial layer is carried out in steps of pre-determined duration, as described in more detail below, so that only rounded bumps remain and substantially all the pyramidal shaped bumps no longer exists.
  • the advantage of using larger rounded bumps is that the lattice spacing at the top of the bump is substantially that of the desired material, since the lattice structure at the top of the bump is substantially relaxed.
  • the material preferably comprises germanium.
  • the germanium may be replaced by a suitable alloy of germanium and silicon, Ge x Si 1-x .
  • the substrate on which the germanium layer is formed is silicon, since silicon is a very cheap material and can be produced in wafers approaching 12 inches wide.
  • substrates other than silicon may be employed.
  • the present invention is very suitable for use as a compound solar cell comprising Ge/GaAs/GalnP. Solar cells do not require a single crystal formation in the layer of germanium, i.e. pure epitaxial growth of the germanium layer. Solar cells will function perfectly adequately with polycrystalline growth, i.e.
  • Figures 2, 3 and 4 are views of the rounded protuberances formed in step 1 of Figure 1;
  • Figures 5 and 6 are views in crossection of a germanium layer formed on a silicon substrate by the process of Figure 1 ;
  • Figure 7 is an enlarged view of a germanium protuberance with epitaxial growth of a layer of germanium thereon.
  • Figure 8 shows four sequential steps diagrammatically in the production of a germanium layer in accordance with a second embodiment of the invention. Description of the Preferred Embodiments
  • self-assembled Ge-dots are produced on Si(001) substrates in UHV-CVD, a stable oxide mask (SiO ) will be created in the area between the dots, the GeO on top of the Ge-dots will be reduced by H 2 and finally, the Ge-dots are used as the seeds for epitaxial lateral overgrowth of the SiO 2 with Ge.
  • the whole process is based on self-organisation, i.e. no special processing steps will be necessary.
  • the result will be a structure of Ge (or Ge x Si ⁇ _ x ) on Si.
  • the formed Ge-layer can be thin and can be a base for further deposition of, for instance, GaAs/GalnP on top of it.
  • a thin layer of germanium is formed on a silicon substrate having a face on the ⁇ 001> plane under ultrahigh vacuum conditions by a chemical vapour deposition process.
  • self-assembled SK pyramidal-shaped dots 14 are formed in the germanium layer, between 4 and 6 nanometers high.
  • these dots Upon continued growth, these dots have a rounded form and are between 12 and 20 nanometers high, and between 60 and 100 nanometers wide.
  • UHV- CVD ultra-high vacuum chemical vapour deposition
  • a step-wise growth mode consisting of two Ge deposition steps with a short growth interruption in between.
  • a “base structure” with pyramids and domes is grown while in the second one an additional Ge amount at reduced pressure is supplied.
  • Selective “feeding” of only the pyramids and their conversion into domes occurs
  • Both, pyramids and domes are coherent (i.e. dislocation free) islands.
  • Superdomes are the largest, no longer coherent islands, that have ⁇ 111 ⁇ facets and other facets in addition at the boundary with the substrate.
  • the islands go through shape transitions from pyramids to domes or domes to superdomes.
  • the spontaneously formed 3 -dimensional (3D) islands show a bimodal size distribution, containing pyramids and domes coexisting even for long times of annealing.
  • the dots produced have a lattice constant at the silicon substrate corresponding to that of silicon, but as the germanium extends away from the substrate, the strain in the germanium lattice gradually relaxes so that at the top of the dots, the lattice constant approaches that of germanium.
  • the lattice dimensions of the top layer are equal to that of the natural lattice constant of germanium without strain. Therefore no dislocations are produced.
  • the protuberances have a bimodal size distribution, with smaller protuberances having a generally pyramid profile and growing to a height of up to 6 nanometers.
  • the rounded protuberances grow to a greater height. It is desired to ensure that all the pyramid-shape protuberances are removed.
  • the pyramid protuberances are enlarged in a second step of germanium deposition wherein germanium is deposited for a short time period of 57 seconds at a pressure of 2 X 10 ⁇ 4 mbar, then followed by deposition at 1.1 X lo nbar for a time period of 8 seconds.
  • Figure 3 is a further view of the bimodal distribution, with a lower density of pyramids.
  • FIG 4 is a view of the protuberances, with the pyramids essentially removed.
  • the substrate and germanium layer are oxidised by applying a nitrogen gas saturated with water at a temperature of 500°C for 0.5 hours.
  • This oxidises the germanium layer to produce germanium dioxide, and also oxidises the underlying silicon substrate in the regions between the protuberances to produce silicon dioxide. Since the silicon dioxide expands, the resultant structure as shown in Figure 1 has regions 20 full of silicon dioxide between the dots 14 and an overlying layer of germanium dioxide 22.
  • the oxidation effect of germanium is small since germanium forms a wetting layer at the surface with a thickness of only a few monolayers
  • step 3 a reduction process is carried out wherein the germanium dioxide is reduced by application of hydrogen.
  • the result as shown in Figure 1C is to produce germanium dots or protuberances 14 surrounded by islands of amorphous silicon dioxide 30.
  • Reduction by hydrogen at temperatures below 800°C does not attack the silicon dioxide layer because of the higher thermo chemical stability of silicon dioxide. Since these amorphous regions 30 do not provide a lattice construction to which germanium will register, a further deposition process of germanium by MOCVD, as shown in Figure ID, step 4, will produce germanium nucleating on the germanium protuberances 14 and extending between protuberances to produce a layer of germanium 40 of perfect crystallinity.
  • Step 1 self-assembling Ge-dots: The growth of almost uniform dome-shaped Ge-islands on Si(001) according to figure 1A, step 1, was performed by a two-step growth procedure using ultra-high-vacuum chemical vapor deposition (UHV-CVD). Silane (SiE ) and germane (GeELi, 10% diluted in H 2 ) were used as source materials. We used substrates cleaved from (001) oriented n-doped Si wafers. First the samples were cleaned in organic solvents and sonicated in ultrasound bath.
  • UHV-CVD ultra-high-vacuum chemical vapor deposition
  • Step 2 surface oxidation: This step (figure IB) is to perform under very gentle conditions . The best results were obtained by taking off the sample from the reactor cell, exposing it to air at room-temperature for 60 min and putting it back to the reactor.
  • the native oxide which grows under such conditions on the surface is about 2 nm thick. It covers also the Ge-dots, whereby due to the incorporation of Si as an impurity into the dots the formed oxide is a mixture of GeO x and SiO x .
  • Step 3 selective reduction: This step (step 3 in figure 1C) was done in the UHV-reactor cell at a temperature of 600 °C by filling the cell with H 2 over a time of 60 min. The reduction process started with a H 2 -pressure of 0 and was then linearily ramped up to 600 Torr at the end of the reduction process. Subsequently, the H 2 was pumped away.
  • Step 4 epitaxial lateral overgrowth: This step (step 4 in figure 1) was done immediately after step 3 had finished and the H 2 was pumped out of the reactorcell down to a pressure of ⁇ lxl0 " mbar. After this the GeH 4 was switched on and the nucleation of Ge on top of the former Ge-dots started. In order to restrict the Ge- nucleation to only areas where single-crystalline Ge phases can act as the seeds the GeH 4 -pressure for the first 10 min of deposition was kept on a low value of 2x10 "6 mbar. In order to deposit thicker layers the GeFLi-pressure was finally increased to ⁇ . ⁇ xlO "4 mbar for further 50 min of deposition.
  • Fig. 5 is a Scanning Electron Micrograph (SEM) image of the cleavage plane.
  • the bright layer 50 is Ge.
  • Fig. 6 is a Transmission Electron Micrograph (TEM) image of a similar area.
  • the dark layer 60 is Ge.
  • the dark stripe 62 close to the Si-surface (about 45 nm away from the Ge) is caused by some Ge incorporation at the beginning of deposition (a memory effect from previous runs).
  • Figure 7 shows, a single-crystalline deposition 70 of Ge on top of an oxidized/reduced/overgrown Ge-dot 72.
  • the nucleation started in the area marked with a circle 74.
  • lateral overgrowth of the oxide 76 occurs.
  • the oxide comes from the contamination of Ge-dots with Si, i.e. it is mainly SiOx which does not reduce in the H2-atmosphere.
  • the epitaxial information between the former Ge-dot and the deposited Ge is transferred close to the top of the former dot.
  • the lattice planes of the single-crystalline Ge-rich material 70 penetrate the oxide layer 76.
  • step 4 germanium is grown on the tops of the rounded domes by epitaxial lateral overgrowth.
  • the area of deposited germanium extending from each dome site forms a single crystal. Since the intended application of the germanium layer is for a solar cell, only vertical movement of the electrons in the germanium layer is of interest between the various layers other solar cell. Therefore it is not necessary for the single crystals extending from each dome site to coalesce with adjacent crystals from adjacent dome sites in order for the solar cell to work properly. Therefore in this embodiment the upper layer of germanium comprises regions of single cells which more or less cover the entire area of the substrate and form a layer.
  • Figure 5E shows a schematic view of a completed solar cell incorporating the second embodiment.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Recrystallisation Techniques (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
PCT/GB2002/001980 2001-05-08 2002-04-30 A method to produce germanium layers Ceased WO2002090625A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US10/477,130 US6958254B2 (en) 2001-05-08 2002-04-30 Method to produce germanium layers
EP02769150A EP1386025A1 (en) 2001-05-08 2002-04-30 A method to produce germanium layers
CA002445772A CA2445772A1 (en) 2001-05-08 2002-04-30 A method to produce germanium layers
JP2002587677A JP2004531889A (ja) 2001-05-08 2002-04-30 ゲルマニウム層を形成する方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB0111207.7A GB0111207D0 (en) 2001-05-08 2001-05-08 A method to produce germanium layers
GB0111207.7 2001-05-08

Publications (1)

Publication Number Publication Date
WO2002090625A1 true WO2002090625A1 (en) 2002-11-14

Family

ID=9914208

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2002/001980 Ceased WO2002090625A1 (en) 2001-05-08 2002-04-30 A method to produce germanium layers

Country Status (6)

Country Link
US (1) US6958254B2 (https=)
EP (1) EP1386025A1 (https=)
JP (1) JP2004531889A (https=)
CA (1) CA2445772A1 (https=)
GB (1) GB0111207D0 (https=)
WO (1) WO2002090625A1 (https=)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004061911A3 (en) * 2002-12-18 2004-09-16 Agere Systems Inc Semiconductor devices with reduced active region defects and unique contacting schemes
RU2336593C1 (ru) * 2007-04-11 2008-10-20 Институт физики полупроводников Сибирского отделения Российской академии наук Способ создания пленок германия
US7453129B2 (en) 2002-12-18 2008-11-18 Noble Peak Vision Corp. Image sensor comprising isolated germanium photodetectors integrated with a silicon substrate and silicon circuitry
JP2009147388A (ja) * 2009-03-30 2009-07-02 Hitachi Kokusai Electric Inc 半導体装置の製造方法
US7579263B2 (en) * 2003-09-09 2009-08-25 Stc.Unm Threading-dislocation-free nanoheteroepitaxy of Ge on Si using self-directed touch-down of Ge through a thin SiO2 layer
WO2009110207A1 (ja) * 2008-03-01 2009-09-11 住友化学株式会社 半導体基板、半導体基板の製造方法および電子デバイス
EP2171748A1 (en) * 2007-07-26 2010-04-07 S.O.I.Tec Silicon on Insulator Technologies Epitaxial methods and templates grown by the methods
CN103397381A (zh) * 2013-08-07 2013-11-20 常熟苏大低碳应用技术研究院有限公司 聚合物辅助沉积制备外延锗薄膜制备方法
EP2171747B1 (en) * 2007-07-26 2016-07-13 Soitec Method for producing improved epitaxial materials
RU2621370C2 (ru) * 2015-09-18 2017-06-02 федеральное государственное бюджетное образовательное учреждение высшего образования Кабардино-Балкарский государственный университет им. Х.М. Бербекова Способ изготовления полупроводникового прибора
RU2755774C1 (ru) * 2020-12-09 2021-09-21 Федеральное государственное бюджетное образовательное учреждение высшего образования "Чеченский государственный университет" Способ изготовления полупроводникового прибора

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9153645B2 (en) 2005-05-17 2015-10-06 Taiwan Semiconductor Manufacturing Company, Ltd. Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication
US8324660B2 (en) 2005-05-17 2012-12-04 Taiwan Semiconductor Manufacturing Company, Ltd. Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication
CN101268547B (zh) 2005-07-26 2014-07-09 琥珀波系统公司 包含交替有源区材料的结构及其形成方法
US20070054474A1 (en) * 2005-08-23 2007-03-08 Tracy Clarence J Crack-free III-V epitaxy on germanium on insulator (GOI) substrates
US8946674B2 (en) * 2005-08-31 2015-02-03 University Of Florida Research Foundation, Inc. Group III-nitrides on Si substrates using a nanostructured interlayer
US7638842B2 (en) 2005-09-07 2009-12-29 Amberwave Systems Corporation Lattice-mismatched semiconductor structures on insulators
US20070054467A1 (en) * 2005-09-07 2007-03-08 Amberwave Systems Corporation Methods for integrating lattice-mismatched semiconductor structure on insulators
FR2896337A1 (fr) * 2006-01-17 2007-07-20 St Microelectronics Crolles 2 Procede de realisation d'une couche monocristalline sur une couche dielectrique
FR2896338B1 (fr) 2006-01-17 2008-04-18 St Microelectronics Crolles 2 Procede de realisation d'une couche monocristalline sur une couche dielectrique
GB2436398B (en) * 2006-03-23 2011-08-24 Univ Bath Growth method using nanostructure compliant layers and HVPE for producing high quality compound semiconductor materials
US7777250B2 (en) 2006-03-24 2010-08-17 Taiwan Semiconductor Manufacturing Company, Ltd. Lattice-mismatched semiconductor structures and related methods for device fabrication
US8173551B2 (en) 2006-09-07 2012-05-08 Taiwan Semiconductor Manufacturing Co., Ltd. Defect reduction using aspect ratio trapping
US7875958B2 (en) 2006-09-27 2011-01-25 Taiwan Semiconductor Manufacturing Company, Ltd. Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures
WO2008039495A1 (en) 2006-09-27 2008-04-03 Amberwave Systems Corporation Tri-gate field-effect transistors formed by aspect ratio trapping
WO2008051503A2 (en) 2006-10-19 2008-05-02 Amberwave Systems Corporation Light-emitter-based devices with lattice-mismatched semiconductor structures
GB0701069D0 (en) * 2007-01-19 2007-02-28 Univ Bath Nanostructure template and production of semiconductors using the template
US7825328B2 (en) 2007-04-09 2010-11-02 Taiwan Semiconductor Manufacturing Company, Ltd. Nitride-based multi-junction solar cell modules and methods for making the same
US8304805B2 (en) 2009-01-09 2012-11-06 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor diodes fabricated by aspect ratio trapping with coalesced films
US8237151B2 (en) 2009-01-09 2012-08-07 Taiwan Semiconductor Manufacturing Company, Ltd. Diode-based devices and methods for making the same
WO2008124154A2 (en) 2007-04-09 2008-10-16 Amberwave Systems Corporation Photovoltaics on silicon
US8329541B2 (en) 2007-06-15 2012-12-11 Taiwan Semiconductor Manufacturing Company, Ltd. InP-based transistor fabrication
DE112008002387B4 (de) 2007-09-07 2022-04-07 Taiwan Semiconductor Manufacturing Co., Ltd. Struktur einer Mehrfachübergangs-Solarzelle, Verfahren zur Bildung einer photonischenVorrichtung, Photovoltaische Mehrfachübergangs-Zelle und Photovoltaische Mehrfachübergangs-Zellenvorrichtung,
US8652947B2 (en) 2007-09-26 2014-02-18 Wang Nang Wang Non-polar III-V nitride semiconductor and growth method
US20110006399A1 (en) * 2007-12-28 2011-01-13 Sumitomo Chemical Company, Limited Semiconductor wafer and semiconductor wafer manufacturing method
WO2009128646A2 (en) * 2008-04-16 2009-10-22 Lumigntech Co., Ltd. Semiconductor substrate and method for manufacturing the same
US8183667B2 (en) 2008-06-03 2012-05-22 Taiwan Semiconductor Manufacturing Co., Ltd. Epitaxial growth of crystalline material
US8274097B2 (en) 2008-07-01 2012-09-25 Taiwan Semiconductor Manufacturing Company, Ltd. Reduction of edge effects from aspect ratio trapping
US8981427B2 (en) 2008-07-15 2015-03-17 Taiwan Semiconductor Manufacturing Company, Ltd. Polishing of small composite semiconductor materials
CN102160145B (zh) 2008-09-19 2013-08-21 台湾积体电路制造股份有限公司 通过外延层过成长的元件形成
US20100072515A1 (en) 2008-09-19 2010-03-25 Amberwave Systems Corporation Fabrication and structures of crystalline material
US8253211B2 (en) 2008-09-24 2012-08-28 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor sensor structures with reduced dislocation defect densities
US20110180849A1 (en) * 2008-10-02 2011-07-28 Sumitomo Chemical Company, Limited Semiconductor substrate, electronic device and method for manufacturing semiconductor substrate
US20110186911A1 (en) * 2008-10-02 2011-08-04 Sumitomo Chemical Company, Limited Semiconductor substrate, electronic device and method for manufacturing semiconductor substrate
CN102171790A (zh) 2008-10-02 2011-08-31 住友化学株式会社 半导体基板、电子器件、以及半导体基板的制造方法
WO2010071633A1 (en) * 2008-12-16 2010-06-24 Hewlett-Packard Development Company, L.P. Semiconductor structure having an elog on a thermally and electrically conductive mask
JP5705207B2 (ja) 2009-04-02 2015-04-22 台湾積體電路製造股▲ふん▼有限公司Taiwan Semiconductor Manufacturing Company,Ltd. 結晶物質の非極性面から形成される装置とその製作方法
US8119494B1 (en) * 2010-07-29 2012-02-21 Taiwan Semiconductor Manufacturing Company, Ltd. Defect-free hetero-epitaxy of lattice mismatched semiconductors
US8937366B1 (en) * 2011-04-26 2015-01-20 Stc.Unm Selective epitaxial overgrowth comprising air gaps
US9142400B1 (en) 2012-07-17 2015-09-22 Stc.Unm Method of making a heteroepitaxial layer on a seed area
US9574135B2 (en) * 2013-08-22 2017-02-21 Nanoco Technologies Ltd. Gas phase enhancement of emission color quality in solid state LEDs
KR102183594B1 (ko) * 2014-12-15 2020-11-26 스트라티오 인코포레이티드 제어된 열적 산화에 의한 에피 성장한 게르마늄에서의 표면 거칠기의 감소

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0518800A2 (en) * 1991-06-12 1992-12-16 International Business Machines Corporation Heteroepitaxial growth of germanium on silicon by UHV/CVD
US5245206A (en) * 1992-05-12 1993-09-14 International Business Machines Corporation Capacitors with roughened single crystal plates
US5286334A (en) * 1991-10-21 1994-02-15 International Business Machines Corporation Nonselective germanium deposition by UHV/CVD
US5405453A (en) * 1993-11-08 1995-04-11 Applied Solar Energy Corporation High efficiency multi-junction solar cell
DE19522054C1 (de) * 1995-06-17 1996-11-28 Inst Halbleiterphysik Gmbh Verfahren zur Herstellung von Ge-Quantendrähten auf Si-Substraten für Halbleiterbauelemente
JPH10289996A (ja) * 1997-04-15 1998-10-27 Fujitsu Ltd 半導体量子ドット及びその製造方法
WO1999019546A1 (en) * 1997-10-10 1999-04-22 Cornell Research Foundation, Inc. Methods for growing defect-free heteroepitaxial layers
FR2783254A1 (fr) * 1998-09-10 2000-03-17 France Telecom Procede d'obtention d'une couche de germanium monocristallin sur un substrat de silicium monocristallin,et produits obtenus
US6117750A (en) * 1997-12-29 2000-09-12 France Telecom Process for obtaining a layer of single-crystal germanium or silicon on a substrate of single-crystal silicon or germanium, respectively

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002184970A (ja) * 2000-12-15 2002-06-28 Fujitsu Ltd 量子ドットを含む半導体装置、その製造方法及び半導体レーザ装置

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0518800A2 (en) * 1991-06-12 1992-12-16 International Business Machines Corporation Heteroepitaxial growth of germanium on silicon by UHV/CVD
US5286334A (en) * 1991-10-21 1994-02-15 International Business Machines Corporation Nonselective germanium deposition by UHV/CVD
US5245206A (en) * 1992-05-12 1993-09-14 International Business Machines Corporation Capacitors with roughened single crystal plates
US5405453A (en) * 1993-11-08 1995-04-11 Applied Solar Energy Corporation High efficiency multi-junction solar cell
DE19522054C1 (de) * 1995-06-17 1996-11-28 Inst Halbleiterphysik Gmbh Verfahren zur Herstellung von Ge-Quantendrähten auf Si-Substraten für Halbleiterbauelemente
JPH10289996A (ja) * 1997-04-15 1998-10-27 Fujitsu Ltd 半導体量子ドット及びその製造方法
WO1999019546A1 (en) * 1997-10-10 1999-04-22 Cornell Research Foundation, Inc. Methods for growing defect-free heteroepitaxial layers
US6117750A (en) * 1997-12-29 2000-09-12 France Telecom Process for obtaining a layer of single-crystal germanium or silicon on a substrate of single-crystal silicon or germanium, respectively
FR2783254A1 (fr) * 1998-09-10 2000-03-17 France Telecom Procede d'obtention d'une couche de germanium monocristallin sur un substrat de silicium monocristallin,et produits obtenus

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 1999, no. 01 29 January 1999 (1999-01-29) *

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7973377B2 (en) 2002-12-18 2011-07-05 Infrared Newco, Inc. Image sensor comprising isolated germanium photodetectors integrated with a silicon substrate and silicon circuitry
US7012314B2 (en) 2002-12-18 2006-03-14 Agere Systems Inc. Semiconductor devices with reduced active region defects and unique contacting schemes
US7297569B2 (en) 2002-12-18 2007-11-20 Noble Device Technologies Corporation Semiconductor devices with reduced active region defects and unique contacting schemes
US7453129B2 (en) 2002-12-18 2008-11-18 Noble Peak Vision Corp. Image sensor comprising isolated germanium photodetectors integrated with a silicon substrate and silicon circuitry
US9142585B2 (en) 2002-12-18 2015-09-22 Infrared Newco, Inc. Image sensor comprising isolated germanium photodetectors integrated with a silicon substrate and silicon circuitry
US8664739B2 (en) 2002-12-18 2014-03-04 Infrared Newco, Inc. Image sensor comprising isolated germanium photodetectors integrated with a silicon substrate and silicon circuitry
WO2004061911A3 (en) * 2002-12-18 2004-09-16 Agere Systems Inc Semiconductor devices with reduced active region defects and unique contacting schemes
US7579263B2 (en) * 2003-09-09 2009-08-25 Stc.Unm Threading-dislocation-free nanoheteroepitaxy of Ge on Si using self-directed touch-down of Ge through a thin SiO2 layer
US7888244B2 (en) 2003-09-09 2011-02-15 Stc.Unm Threading-dislocation-free nanoheteroepitaxy of Ge on Si using self-directed touch-down of Ge through a thin SiO2 layer
RU2336593C1 (ru) * 2007-04-11 2008-10-20 Институт физики полупроводников Сибирского отделения Российской академии наук Способ создания пленок германия
EP2171748A1 (en) * 2007-07-26 2010-04-07 S.O.I.Tec Silicon on Insulator Technologies Epitaxial methods and templates grown by the methods
US8574968B2 (en) 2007-07-26 2013-11-05 Soitec Epitaxial methods and templates grown by the methods
EP2171747B1 (en) * 2007-07-26 2016-07-13 Soitec Method for producing improved epitaxial materials
WO2009110207A1 (ja) * 2008-03-01 2009-09-11 住友化学株式会社 半導体基板、半導体基板の製造方法および電子デバイス
US8766318B2 (en) 2008-03-01 2014-07-01 Sumitomo Chemical Company, Limited Semiconductor wafer, method of manufacturing a semiconductor wafer, and electronic device
JP2009147388A (ja) * 2009-03-30 2009-07-02 Hitachi Kokusai Electric Inc 半導体装置の製造方法
CN103397381A (zh) * 2013-08-07 2013-11-20 常熟苏大低碳应用技术研究院有限公司 聚合物辅助沉积制备外延锗薄膜制备方法
RU2621370C2 (ru) * 2015-09-18 2017-06-02 федеральное государственное бюджетное образовательное учреждение высшего образования Кабардино-Балкарский государственный университет им. Х.М. Бербекова Способ изготовления полупроводникового прибора
RU2755774C1 (ru) * 2020-12-09 2021-09-21 Федеральное государственное бюджетное образовательное учреждение высшего образования "Чеченский государственный университет" Способ изготовления полупроводникового прибора

Also Published As

Publication number Publication date
US20040157412A1 (en) 2004-08-12
EP1386025A1 (en) 2004-02-04
GB0111207D0 (en) 2001-06-27
US6958254B2 (en) 2005-10-25
JP2004531889A (ja) 2004-10-14
CA2445772A1 (en) 2002-11-14

Similar Documents

Publication Publication Date Title
US6958254B2 (en) Method to produce germanium layers
US8187955B2 (en) Graphene growth on a carbon-containing semiconductor layer
US7888244B2 (en) Threading-dislocation-free nanoheteroepitaxy of Ge on Si using self-directed touch-down of Ge through a thin SiO2 layer
EP2062290B1 (en) Defect reduction using aspect ratio trapping
EP0331467B1 (en) Method of forming semiconductor thin film
US20060134893A1 (en) Fabrication of strained heterojunction structures
US10283356B2 (en) Semiconductor wafer comprising a monocrystalline group-IIIA nitride layer
US10892159B2 (en) Semipolar or nonpolar group III-nitride substrates
US8906487B2 (en) Base material with single-crystal silicon carbide film, method of producing single-crystal silicon carbide film, and method of producing base material with single-crystal silicon carbide film
US8168517B2 (en) Method for epitaxial growth and epitaxial layer structure using the method
US5363793A (en) Method for forming crystals
JP3545962B2 (ja) GaN系化合物半導体結晶の成長方法及び半導体結晶基材
JP4665286B2 (ja) 半導体基材及びその製造方法
JP3805703B2 (ja) 3−5族化合物半導体の製造方法及び3−5族化合物半導体
JP2756320B2 (ja) 結晶の形成方法
Liu et al. Fabrication of silicon quantum wires by anisotropic wet chemical etching and thermal oxidation
JP2001126985A (ja) 化合物半導体基板
JP2565908B2 (ja) 化合物半導体装置
EP0455981A1 (en) Method of forming crystals
JP2001102303A (ja) 化合物半導体基板の製造方法
Okui et al. Control of pendeo epitaxial growth of 3C-SiC on silicon substrate
JPH10289997A (ja) 半導体量子構造およびその製造方法
WO2019215425A1 (en) Growth of group iii nitride semiconductors
EP0289117A2 (en) Method of forming crystals on a substrate
Chun-xiao et al. Atomic Force Microscopy on the Ga0. 16In0. 84As0. 80Sb0. 20 Epilayer Grown by Metalorganic Chemical Vapor Deposition

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2445772

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 2002769150

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2002587677

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2002769150

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWE Wipo information: entry into national phase

Ref document number: 10477130

Country of ref document: US

WWW Wipo information: withdrawn in national office

Ref document number: 2002769150

Country of ref document: EP