WO2001018962A1 - Circuit a bascule, et procede de maintien et de synchronisation de donnees utilisant un signal d'horloge - Google Patents

Circuit a bascule, et procede de maintien et de synchronisation de donnees utilisant un signal d'horloge Download PDF

Info

Publication number
WO2001018962A1
WO2001018962A1 PCT/JP2000/005924 JP0005924W WO0118962A1 WO 2001018962 A1 WO2001018962 A1 WO 2001018962A1 JP 0005924 W JP0005924 W JP 0005924W WO 0118962 A1 WO0118962 A1 WO 0118962A1
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
latch
clock signal
hold
transistors
Prior art date
Application number
PCT/JP2000/005924
Other languages
English (en)
Japanese (ja)
Inventor
Hiroyuki Kimura
Original Assignee
Lucent Technologies Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lucent Technologies Inc. filed Critical Lucent Technologies Inc.
Publication of WO2001018962A1 publication Critical patent/WO2001018962A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
    • H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
    • H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
    • H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
    • H03K3/289—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable of the master-slave type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
    • H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
    • H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
    • H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
    • H03K3/288—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit
    • H03K3/2885—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit the input circuit having a differential configuration

Definitions

  • Each of the latch and hold circuits takes two states, a transparent state and a hold state, depending on the potential difference between the input and output.
  • the clock circuit controls the two states of each latch and hold circuit. Details of each embodiment are described in detail below.
  • FIG. 1 is a circuit diagram showing a first embodiment of the present invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)

Abstract

L'invention concerne un circuit à bascule haute vitesse, à faible consommation d'énergie, qui présente une configuration de circuit simplifiée, plus compacte. Une bascule comprend deux circuits de verrouillage constitués de transistors (B1-B4) et de transistors (B5-B8), respectivement; et un circuit différentiel à entrée pointée composé de transistors (B9-B12). Les entrées pointées (CP) et (CN) étant respectivement élevée et faible, les transistors (B9-B10) sont mis en service, et le courant provenant d'une source de courant constant (12) met hors service les transistors (B2-B3). De même, les transistors (B5-B8) sont également mis hors service, ce qui place le second circuit de verrouillage en état de maintien. Les entrées pointées (CP) et (CN) étant respectivement élevée et faible, les états du premier et du second circuits de verrouillage sont commutés, ce qui donne lieu à un fonctionnement en bascule.
PCT/JP2000/005924 1999-09-03 2000-08-31 Circuit a bascule, et procede de maintien et de synchronisation de donnees utilisant un signal d'horloge WO2001018962A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP11/250434 1999-09-03
JP25043499A JP2004186710A (ja) 1999-09-03 1999-09-03 フリップフロップ回路およびクロック信号によってデータを保持し同期させる方法

Publications (1)

Publication Number Publication Date
WO2001018962A1 true WO2001018962A1 (fr) 2001-03-15

Family

ID=17207832

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2000/005924 WO2001018962A1 (fr) 1999-09-03 2000-08-31 Circuit a bascule, et procede de maintien et de synchronisation de donnees utilisant un signal d'horloge

Country Status (2)

Country Link
JP (1) JP2004186710A (fr)
WO (1) WO2001018962A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004066259A1 (fr) * 2003-01-24 2004-08-05 Sony Corporation Bascule, procede de commande de bascule, et ecran plat
WO2005029703A1 (fr) * 2003-09-22 2005-03-31 Koninklijke Philips Electronics N.V. Circuit destine a assurer une fonction de porte logique et une fonction de verrouillage
US7250790B2 (en) * 2003-09-22 2007-07-31 Nxp B.V. Circuit for providing a logic gate function and a latch function

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4853233B2 (ja) * 2006-10-31 2012-01-11 日本電気株式会社 論理回路

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09266435A (ja) * 1996-03-28 1997-10-07 Nec Corp フリップフロップ回路

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09266435A (ja) * 1996-03-28 1997-10-07 Nec Corp フリップフロップ回路

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004066259A1 (fr) * 2003-01-24 2004-08-05 Sony Corporation Bascule, procede de commande de bascule, et ecran plat
US7391403B2 (en) 2003-01-24 2008-06-24 Sony Corporation Latch, latch driving method , and flat display apparatus
CN100403389C (zh) * 2003-01-24 2008-07-16 索尼株式会社 锁存器、锁存器驱动方法和平板显示装置
WO2005029703A1 (fr) * 2003-09-22 2005-03-31 Koninklijke Philips Electronics N.V. Circuit destine a assurer une fonction de porte logique et une fonction de verrouillage
JP2007506381A (ja) * 2003-09-22 2007-03-15 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 論理ゲート機能及びラッチ機能を提供するための回路
US7250790B2 (en) * 2003-09-22 2007-07-31 Nxp B.V. Circuit for providing a logic gate function and a latch function
CN1856935B (zh) * 2003-09-22 2010-09-01 Nxp股份有限公司 用于提供逻辑门功能和锁存功能的电路
KR101100127B1 (ko) * 2003-09-22 2011-12-29 에스티 에릭슨 에스에이 로직 게이트 함수 또는 래치 함수를 제공하는 전자 회로

Also Published As

Publication number Publication date
JP2004186710A (ja) 2004-07-02

Similar Documents

Publication Publication Date Title
US4975595A (en) Scannable register/latch circuit
EP0874459A2 (fr) Circuit de bascule du type D
JP3935338B2 (ja) 差動信号の交差点に従って論理出力信号を送り出すための回路
JPH11168359A (ja) 高速クロックイネーブルラッチ回路
CA1235504A (fr) Element de stockage de donnees a portes d'entree et de sortie isolees d'un circuit a regeneration
US5900760A (en) Low voltage ECL latch and flip-flop
JPH08191243A (ja) レベル変換回路
JP2888182B2 (ja) フリップフロップ回路
WO2001018962A1 (fr) Circuit a bascule, et procede de maintien et de synchronisation de donnees utilisant un signal d'horloge
JPH10163855A (ja) レベル変換回路
US7626433B2 (en) Flip-flop circuit assembly
CN113381732A (zh) 双比较器控制的低功耗松弛振荡器及工作方法
JP3464851B2 (ja) エミッタ結合論理回路
EP0162718A2 (fr) Circuit de conversion d'un signal numérique
JPH1093419A (ja) エミッタ結合論理出力回路
US6127856A (en) Sample-and-hold circuit operable at a low voltage
CN209767494U (zh) 一种cmos-pecl接口电路
US5396125A (en) Current injection logic
JP2776201B2 (ja) フリップフロップ回路
US5541545A (en) High speed bipolar D latch circuit with reduced latch clocking output corruption
JPH04334120A (ja) Ｅｃｌ出力回路
JPH03186014A (ja) エミッタ結合論理回路用スレシホールド電圧発生器
JPS6135021A (ja) ユニタリマルチプレクサーデコーダ回路
JP2944253B2 (ja) 論理信号伝達回路
JPH05275982A (ja) リセット付ディレイフリップフロップ回路

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN JP KR US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP