Classifications

• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W44/00—Electrical arrangements for controlling or matching impedance
  • H10W44/20—Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF]
  • H10W44/203—Electrical connections
  • H10W44/206—Wires
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/071—Connecting or disconnecting
  • H10W72/075—Connecting or disconnecting of bond wires
  • H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
  • H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/50—Bond wires
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/50—Bond wires
  • H10W72/541—Dispositions of bond wires
  • H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/50—Bond wires
  • H10W72/541—Dispositions of bond wires
  • H10W72/547—Dispositions of multiple bond wires
  • H10W72/5473—Dispositions of multiple bond wires multiple bond wires connected to a common bond pad

Definitions

• This invention relates to the placement of bond wires and bonding pads in a semiconductor die assembly associated with a configurable integrated circuit package.
• Background Semiconductor devices communicate with their environment of use by accepting electrical impulses supplied by an external source (such as a circuit board) and conducting these impulses to electrical circuits contained on a semiconductor chip.
• the semiconductor chip reacts to the input in a predetermined manner to generate output.
• the input and output of electrical impulses to the semiconductor device occur over multiple paths of electrically conducting material, generally referred to as leads.
• the traditional structure of one of these devices consists of having a semiconductor die with an edge having a row of individual bonding pads regularly spaced and arrayed at the periphery of one edge of the semiconductor die.
• a pattern of individual leads is also present that are usually secured to an external IC package or structure. Individual bond wires normally connect a single lead to an individual bond pad.
• each of the leads corresponds to one of the bonding pads and is substantially perpendicular to the edge of the die.
• bonding pads are included along one or more perimeter edges of the semiconductor die.
• Multi-configurable integrated circuits permit greater flexibility in meeting customer design requirements. Such circuits also allow reduced tooling and fabrication costs—as some of the steps which would be duplicated during production of separate functional products can be eliminated by producing a single, multi- configurable integrated circuit.
• the multi-configurable integrated circuit also reduces the necessity to keep a large inventory of several functionally-different integrated circuit reticle sets on hand so as to meet the customer's needs.
• hook-up arrangements may be used, including: electrically connecting two or more bonding pads together, omitting specific connections, and transposing certain connections.
• Connecting two or more bonding pads typically involves connecting each pad individually to its respective lead by a connector wire, and then tying the two leads together with a jumper wire outside of the device package.
• Such an approach requires that two connector wires and two leads be provided for each pair of pads that are interconnected, and that the connector wires be routed over undesirable circuit areas. Consequently, the device is less reliable because of the additional connections, the excessive number of internal bond points and amount of connector wires; further, the device has a reduced number of functioning leads that may be brought out of the package.
• Developing a cost effective multi-configurable IC would be advantageous if the IC could increase the manufacturer's ability to use the same die for multiple uses without degrading the IC's functionality or integrity.
• a first configuration of a multi-configurable IC device could be dedicated for a handset communicator application and a second configuration of the same multi-configurable IC device could be dedicated for a base communicator application.
• a multi-configurable IC device could be used for a handset device having a keypad scanning interface, and the same multi-configurable IC device could be sold with an altered configuration as a base communicator device having a telephone-answering machine function.
• the present invention involves a multiple-configuration semiconductor device that includes a die package containing a pad configuration die.
• the die has a plurality of bonding pads, including functional bonding pads and target bonding pads, and each of the target bonding pads is immediately adjacent to another of the target bonding pads and is designated to be connected to power or common (e.g., Vdd or Vss) depending on a desired configuration.
• the die package secures the die and includes leads for electrically connecting die circuitry to an external device.
• a plurality of lead fingers is configured to be contained within the die package, and the lead fingers are arranged to connect with the leads with the plurality of bonding pads.
• a bonding wire circuit includes a first plurality of bonding wires respectively connecting the functional bonding pads to selected lead fingers, and further includes a second plurality of bonding wires connecting each of at least two of the immediately-adjacent target bonding pads to Vdd or Vss. The connection of the immediately-adjacent target bonding pads to Vdd or Vss determines the desired configuration of the multiple-configuration semiconductor device.
• the multiple-configuration semiconductor device has a first target bond pad designated to be connected to Vdd or Vss, a second target bond pad designated to be connected to the other of Vdd or Vss, and a configuration target bond pad designated to be connected to Vdd for one circuit configuration and designated to be connected to the other of Vss for another circuit configuration.
• the configuration target bond pad is located between the first target bond pad and the second target bond pad.
• Another aspect of the present invention is directed to a method for configuring the type of multiple-configuration semiconductor device characterized above or a similar-type device.
• the method includes providing a die with a plurality of bonding pads, including functional bonding pads and target bonding pads, wherein each of the target bonding pads is immediately adjacent to another of the target bonding pads and is designated to be connected to Vdd or Vss depending on a desired configuration.
• the die is supported and enclosed in a die package that includes leads for electrically connecting the die circuitry with an external device.
• the functional bonding pads are connected to selected lead fingers, and each of at least two of the immediately- adjacent target bonding pads are connected to Vdd or Vss, wherein the connection of the immediately-adjacent target bonding pads to Vdd or Vss determines the desired configuration of the multiple-configuration semiconductor device.
• FIG. 1 shows a configuration pad connected by bonding to Vdd.
• FIG. 2 shows the same configuration pad bonded to Vss of another application.
• the present invention is applicable to a semiconductor die assembly that is contained within a semiconductor package for a lead system.
• Applicable packages include but are not necessarily limited to dual in-line packages (DIP), quad packages, pin grid array (PGA) packages, ball grid array (BGA) packages, flat packs and surface mount devices (SMDs). These packages can be made of plastic, ceramic or other suitable material.
• the multi-configurable IC device of this invention can be manufactured separately from these packages, as part of a lead frame or lead system, and then integrated into the semiconductor package.
• the semiconductor device includes a die 10 having uniformly spaced bonding pads 14 on surface of die 10.
• the bonding pads are connected to a pattern of individual leads (or lead fingers) 16 using, for example, wire bonding methods (including printed conductors).
• Wire bonding generally requires that a thin, electrically-conductive bond wire 18 (part of a bonding wire circuit) be electrically-bonded at one end to a single lead 16 and at the opposite end to a single bond pad 14 of die 10.
• the device further includes a die package 20 that supports the entire semiconductor device for IC manufacturing and that includes leads for electrically connecting die circuitry with an external device.
• Lead fingers 16 are configured to be secured by die package 20 and are arranged to associate the leads with the bonding pads 12. In the example embodiment disclosed in FIG.
• lead fingers 16a and 16b are functional lead fingers for purposes of passing I/O and control data between the IC and an external device.
• the lead finger 16c is for the Vdd and lead finger 16d is for the Vss.
• the lead fingers 16c and 16d are placed adjacent to one another to minimize routing in connection with the die configuration aspect of the present invention.
• the device has a series of bonding pads 14a-14e that are associated with the lead fingers 16.
• Lead fingers 16a and 16b are electrically connected to pads 14a and 14b, while Vdd finger 16c is connected to pad 14c and Vss finger is connected to 14d.
• device differentiation is achieved by a bonding configuration internal to the device.
• a configuration pad 14e is provided on the die that is located between and adjacent to corresponding Vdd pad 14c and Vss pad 14d. The configuration coding is then performed during the assembly process by connecting configuration pad 14e to Vdd lead 16c via a bonding wire 18.
• FIG. 2 discloses a device having elements that are substantially similar to the elements of the device described in FIG. 1.
• the configuration coding is performed during the assembly process by connecting configuration pad 14e to Vss lead 16d, with the configuration of the die 14 altered accordingly.
• the first configuration programs the die 14 for a handset communicator application (having a keypad scanning interface)
• the second configuration programs the same die 14 for a base communicator application (having a telephone-answering machine function).
• first and second bonding pad configurations are used to differentiate whether a semiconductor die accesses a first or second memory type (e.g., one Mbyte or two Mbyte memory die).
• the semiconductor die can include a CPU and the bonding pad configuration can be read by the CPU to indicate which memory type is available.
• each of the leads 16c and 16d is connected initially to pad 14e.
• one of the wire bonds is disconnected (e.g., cut or removed) so that the desired configuration results.
• the illustrated lead fingers have a tapered central region, with one end being widened and the other being narrowed.
• the widened end connects to the leads while the narrowed end connects to the bonding pads.
• An example method of forming and configuring a multi-configurable device includes providing a semiconductor die 10, forming a series of bonding pads 12 on die 10, and providing corresponding lead fingers 16 that are electrically connected to a corresponding individual bond pad 14 of bonding pads 12.
• the lead fingers include a lead finger for the Vdd I/O and one for the Vss I/O. From one of the lead fingers (either Vdd or Vss), an additional wire electrically connects it to a configuration pad that is part of the bonding pads 12.
• the lead fingers and pads described in the above embodiments can be multiplied and located at the edge of die 10 as well as around the entire periphery of die 10.
• the bonding pads can also be set up in two rows, adjacent the edge of the die, including an inner row and an outer row that may need to be bonded to a lead finger system. Finally, these pads can be either evenly-spaced or variably-spaced with respect to each row or as a single row on the die.
• the present invention provides, among other aspects, a multi- configurable semiconductor device that allows for OEM or final device differentiation by providing for a bonding configuration internal to the device.
• the configuration is done easily during the assembly process without necessarily requiring user coding or software control; however, the skilled artisan will appreciate that such control or automation is an option that can be included with such embodiments.
• Other aspects and embodiments of the present invention will be apparent to those skilled in the art for consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and illustrated embodiments be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.

Landscapes

• Wire Bonding (AREA)
• Lead Frames For Integrated Circuits (AREA)
• Semiconductor Integrated Circuits (AREA)

Priority Applications (4)

Applications Claiming Priority (2)

Publications (1)

Family

ID=23369559

Family Applications (1)

Country Status (6)

Cited By (1)

Families Citing this family (8)

Citations (5)

Family Cites Families (22)

• 1999
  • 1999-07-07 US US09/348,793 patent/US6246107B1/en not_active Expired - Lifetime
• 2000
  • 2000-07-05 JP JP2001509083A patent/JP4902917B2/ja not_active Expired - Lifetime
  • 2000-07-05 DE DE60043922T patent/DE60043922D1/de not_active Expired - Lifetime
  • 2000-07-05 WO PCT/US2000/018435 patent/WO2001004952A1/en not_active Ceased
  • 2000-07-05 EP EP00943393A patent/EP1118121B1/en not_active Expired - Lifetime
  • 2000-07-05 AU AU57869/00A patent/AU5786900A/en not_active Abandoned

Patent Citations (5)

Also Published As

Similar Documents

Legal Events