WO1999005856A1 - Circuit d'accentuation de contours - Google Patents
Circuit d'accentuation de contours Download PDFInfo
- Publication number
- WO1999005856A1 WO1999005856A1 PCT/JP1998/003318 JP9803318W WO9905856A1 WO 1999005856 A1 WO1999005856 A1 WO 1999005856A1 JP 9803318 W JP9803318 W JP 9803318W WO 9905856 A1 WO9905856 A1 WO 9905856A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- coefficient
- contour
- contour component
- horizontal
- component
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
- H04N5/20—Circuitry for controlling amplitude response
- H04N5/205—Circuitry for controlling amplitude response for correcting amplitude versus frequency characteristic
- H04N5/208—Circuitry for controlling amplitude response for correcting amplitude versus frequency characteristic for compensating for attenuation of high frequency components, e.g. crispening, aperture distortion correction
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
- H04N5/142—Edging; Contouring
Definitions
- the present invention detects horizontal and vertical contour components from an input video signal (for example, a digital input video signal), adds the detected contour components in both directions, multiplies the added value by a coefficient, and multiplies the input image by a coefficient.
- the present invention relates to a contour emphasis circuit that outputs a contour emphasis video signal by adding the signal to a signal. Background art
- PDP display devices using a PDP plasma display panel
- LCD display devices using an LCD (liquid crystal display) panel have attracted attention.
- a display device displays a contour-enhanced image by a direct drive method using a digitized video signal, and conventionally uses an outline emphasis circuit as shown in FIG. An edge-enhanced video signal was obtained.
- the contour emphasizing circuit shown in FIG. 1 includes a vertical contour component detecting section 10, a horizontal contour component detecting section 12, first and second adding sections 14, 16 and a multiplying section 18.
- the vertical contour component detector 10 sequentially delays the digital video signal Y input to the input terminal 20 by one line by one line delay device (for example, a line memory) 22, 24, and one line delay device 24.
- Adder 26 that adds the output signal of this adder to the video signal Y input to the input terminal 20, a multiplier 28 that multiplies the sum of the adder 26 by a factor of 1/4, and outputs a one-line delay Multiplier 3 0 that multiplies the output signal of multiplier 2 2 by a factor of 1 2 and outputs the result; subtracter 3 2 that subtracts the output signal of multiplier 28 from the output signal of multiplier 30; and subtracter 3 2 A 1-dot delay unit 3 4 that delays the output signal by 1 dot and outputs the vertical contour component of the reference pixel (hereinafter referred to as a vertical contour component) VE from pixels adjacent above and below the reference pixel Detect and output.
- a vertical contour component vertical contour component of the reference pixel
- the horizontal contour component detection unit 12 sequentially outputs the output signal of the one-line delay unit 22 for one dot.
- a multiplier 42 that multiplies the output signal of the 1-dot delay unit 36 by a factor 12 and outputs the result.
- a horizontal edge component hereinafter, referred to as a horizontal edge component
- HE of the reference pixel is detected and output from pixels adjacent to the left and right of the reference pixel from the subtractor 46 for subtracting the output signal.
- the first addition unit 14 adds the vertical contour component VE detected by the vertical contour component detection unit 10 and the horizontal contour component HE detected by the horizontal contour component detection unit 12, and the multiplication unit 18 (1)
- the addition value (VE + HE) of the addition unit 14 is multiplied by the variable coefficient K and output.
- the second addition unit 16 outputs the output signal of the one-dot delay unit 36 (input image of one-line and one-dot delay).
- the output signal of the multiplying section 18 is added to the image signal Y), and the image signal (Y + KX (VE + HE)) whose outline is enhanced is output to the output terminal 48.
- Changing the value of the variable coefficient K changes the contour enhancement rate.
- the edge enhancement circuit shown in FIG. Even when the components (VE and HE) are output, the multiplication unit 18 multiplies the output signal of the first addition unit 14 by the same coefficient K, so that the vertical contour component VE and the horizontal contour component HE There is a problem that the outline of the pixel portion including both of them is too emphasized and appears as an unnatural portion in the display image.
- the vertical contour component VE is detected at the boundary between the background and the object.
- the detection points (pixels indicated by ⁇ in the figure), the horizontal outline component detection points at which the horizontal outline component HE was detected (pixels indicated by ⁇ in the figure), the vertical outline component VE, and the horizontal outline component HE
- the contour component of this vertical / horizontal contour component detection point (indicated by ⁇ in the figure) is the sum of the vertical contour component VE and the horizontal contour component HE (VE + HE).
- the present invention has been made in view of the above-described problems, and it is possible to prevent excessive enhancement of a contour at a vertical and horizontal contour component detection point where both a vertical contour component VE and a horizontal contour component HE are detected.
- the purpose is to do.
- the purpose is to be able to do. Disclosure of the invention
- the present invention detects a horizontal contour component HE and a vertical contour component VE from an input video signal, adds the detected horizontal contour component HE and the vertical contour component VE, multiplies the sum by a coefficient, and adds the sum to the input video signal.
- the contour emphasizing circuit that outputs a video signal whose contour is emphasized by performing the above, the detected horizontal contour component HE and the vertical contour component VE are compared, and it is determined whether or not the absolute value of the difference between the two is less than or equal to a set value S.
- a coefficient switching multiplication unit is a coefficient switching multiplication unit.
- the absolute value of the difference between HE and VE is less than or equal to the set value S.
- the horizontal contour component HE and the vertical contour When one of the components VE is detected, the absolute value of the difference between HE and VE is set to exceed the set value S.
- the absolute value of the difference between HE and VE does not fall below the set value S.
- the coefficient of the coefficient switching and multiplying unit becomes K 2 (for example, approximately the same value as K in the conventional example) by the discrimination signal (for example, L level signal) of the comparison and discrimination unit, and the emphasized contour component is K2 XHE or K 2 XVE.
- the value is almost the same as the conventional KXHE or KX VE.
- the absolute value of the difference between HE and VE is smaller than or equal to the set value S, so that the discrimination signal of the comparison discriminator is determined.
- Signal for example, an H level signal
- the coefficient of the coefficient switching and multiplication unit is switched to K1 (for example, almost half the value of K in the conventional example) by K2, and the contour component to be emphasized is K1X ( HE + VE), which is smaller (eg, half) than the conventional KX (HE + VE). Therefore, it is possible to prevent the contour enhancement at the detection point where both HE and VE are detected from becoming excessive, and to perform the natural contour enhancement.
- the coefficient switching multiplier multiplies the sum of the horizontal contour component HE and the vertical contour component VE by a coefficient K1 and outputs the result.
- the first multiplier multiplies the sum of the horizontal contour component HE and the vertical contour component VE by a coefficient.
- the contour enhancement of the detection point where both the horizontal contour component HE and the vertical contour component VE are detected and the horizontal contour component HE
- the edge enhancement is made substantially equal to the edge enhancement of the detected point where only one of the vertical edge components VE is detected, so that extremely natural edge enhancement can be performed.
- FIG. 1 is a block diagram showing a conventional edge enhancement circuit.
- FIG. 2 shows a vertical contour component detection point, a horizontal contour component detection point, and a vertical / horizontal contour at the boundary between the background and the object when the display screen of the PDP display device displays the object in the background.
- FIG. 9 is an explanatory diagram showing component detection points.
- FIG. 3 is a block diagram showing an embodiment of the contour emphasizing circuit according to the present invention.
- FIG. 3 shows an embodiment of the contour emphasizing circuit according to the present invention, and the same parts as those in FIG.
- reference numeral 10 denotes a vertical contour component detecting unit that detects a vertical contour component
- 12 denotes a horizontal contour component detecting unit that detects a horizontal contour component
- 14 and 16 denote first and second contour components.
- An addition unit, 15 is a comparison / determination unit
- 17 is a coefficient switching / multiplication unit.
- the vertical contour component detection unit 10 includes a one-line delay unit 22, as in the case of FIG.
- an adder 26 multipliers 28 and 30, a subtractor 32, and a one-dot delay unit 34, which detect and output the vertical contour component VE of the reference pixel from pixels adjacent above and below the reference pixel.
- the horizontal contour component detection unit 12 is, as in the case of FIG.
- the first adder 14 adds the vertical contour component VE detected by the vertical contour component detector 10 and the horizontal contour component HE detected by the horizontal contour component detector 12 and outputs the result.
- the comparison / determination unit 15 compares the vertical contour component VE detected by the vertical contour component detection unit 10 with the horizontal contour component HE detected by the horizontal contour component detection unit 12, and determines the absolute difference between the two. Determines whether the value (I VE-HE I) is less than or equal to the set value S, and outputs the corresponding determination signal (eg, H, L level signal).
- This set value S is a value set to distinguish between the case where both the vertical contour component VE and the horizontal contour component HE are detected and the case where only one of the vertical contour component VE and the horizontal contour component HE is detected. It is.
- the set value S is, for example, when the outline is sharp like a character and the vertical outline component VE and the horizontal outline component HE are both detected and the difference between them is almost zero (VE HE). Even if the outline is not so sharp as in the grayscale image, if both the vertical outline component VE and the horizontal outline component HE are detected, I VE—HE IS, and the vertical outline component VE and the horizontal outline If one of the components HE is detected and the other is not detected, the value is set so that I VE—HE I> S.
- the coefficient switching multiplier 17 includes a first multiplier 19 that multiplies a variable coefficient (1Z2) K as an example of K1, a second multiplier 21 that multiplies a variable coefficient K as an example of K2, It comprises a switch 23 for switching the output signal of the first multiplier 19 and the output signal of the second multiplier 21 according to a discrimination signal (for example, an H or L level signal) of the comparison discriminator 15.
- a discrimination signal for example, an H or L level signal
- the second addition unit 16 is a one-dot delay unit 36 of the horizontal contour component detection unit 12.
- the output signal of the coefficient switching multiplying unit 17 is added to the input video signal Y taken out from the output side, and a video signal whose outline is enhanced is output to the output terminal 48.
- the vertical contour component VE and the horizontal contour component HE are detected from the digital video signal input to the input terminal 20 by the vertical contour component detection section 10 and the horizontal contour component detection section 12, respectively.
- the outline component VE and the horizontal outline component HE are added in the first adder 14 and then input to the coefficient switching multiplier 17.
- the comparison / determination unit 15 compares the vertical contour component VE and the horizontal contour component HE detected in the above (1), and the absolute value of the difference between them (I VE-HE I) is equal to or less than the set value S. Then, a decision signal corresponding to the decision is output to the coefficient switching multiplier 17. For example, when both VE and HE are detected and I VE—HE I ⁇ S, an H level signal is output. When only VE or HE is detected and I VE— HE
- the switch 23 in the coefficient switching multiplier 17 is connected to the side indicated by the dotted line, and the coefficient switching is performed.
- the addition value of the first addition unit 14 is multiplied by the coefficient KZ 2 by the first multiplier 19 in the replacement multiplication unit 17 and input to the second addition unit 16, and the input image is input by the second addition unit 16.
- the video signal which is added to the signal Y and the edge of which is emphasized is output to the output terminal 48.
- the switch 23 in the coefficient switching multiplier 17 is connected to the side indicated by the solid line, and the coefficient switching multiplier 17
- the second multiplier 21 multiplies the sum of the first adder 14 by a coefficient K and inputs the result to the second adder 16.
- the second adder 16 adds the input video signal Y to the output signal.
- the video signal whose outline has been enhanced is output to 48.
- I VE—HE I> S At the horizontal contour component detection point where only the horizontal contour component HE is detected (the pixel portion indicated by a mark in the figure), I VE—HE I> S, so output to the output terminal 48.
- the outline-enhanced video signal is Y + KX HE, which is the same as the conventional example shown in FIG.
- I VE—HE I ⁇ S At the vertical / horizontal contour component detection points where both the vertical contour component VE and the horizontal contour component HE are detected (pixels indicated by garden marks in the figure), I VE—HE I ⁇ S.
- the outline-enhanced video signal output to the output terminal 48 is Y + (1/2) KX (VE + HE), and the emphasized outline component is that of the conventional example (KX (VE + HE)) shown in Fig. 1. Almost half.
- K X (VE + HE) is almost equal to K X VE or KXHE.
- the outline enhancement of the detection point where both the vertical outline component VE and the horizontal outline component HE are detected is performed with the outline enhancement of the detection point where only one of the vertical outline component VE and the horizontal outline component HE is detected.
- the case where the coefficient K1 of the coefficient switching / multiplication unit is set to 1/2 of the coefficient K2 in order to make them substantially equal has been described.
- the present invention is not limited to this.
- the vertical contour component VE and the horizontal contour component In order to prevent the contour enhancement of the detection point where both HEs are detected from becoming excessive, it is sufficient if the condition of 0 ⁇ K1 ⁇ K2 is satisfied.
- the coefficient switching multiplication unit is configured by the first multiplier, the second multiplier, and the switch in order to easily configure the coefficient switching multiplication unit.
- the present invention is not limited to this. If the coefficient switching multiplier switches the coefficient to be multiplied by the added value to ⁇ 1, ⁇ 2 (0 ⁇ 1 ⁇ 2) according to the discrimination signal of the comparison discriminator, Good.
- the present invention detects a horizontal contour component HE and a vertical contour component VE from an input video signal, adds the detected horizontal contour component HE and the vertical contour component VE, and multiplies the added value by a coefficient.
- a contour emphasis circuit that outputs a video signal whose contour is emphasized by adding it to the input video signal, when the display screen of the PDP display device displays an object in the background, the vertical contour components VE and This can be used to prevent the contour enhancement of the pixel part where the horizontal contour component HE is detected from becoming excessive.
Description
Claims
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE69835891T DE69835891T2 (de) | 1997-07-25 | 1998-07-24 | Konturbetonschaltung |
KR10-2000-7000801A KR100529626B1 (ko) | 1997-07-25 | 1998-07-24 | 윤곽강조회로 |
US09/402,560 US6476876B1 (en) | 1997-07-25 | 1998-07-24 | Contour emphasizing circuit |
CA002291263A CA2291263C (en) | 1997-07-25 | 1998-07-24 | Contour emphasizing circuit |
EP98933929A EP1011265B1 (en) | 1997-07-25 | 1998-07-24 | Contour emphasizing circuit |
AU83580/98A AU739441B2 (en) | 1997-07-25 | 1998-07-24 | Contour emphasizing circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9/213956 | 1997-07-25 | ||
JP9213956A JPH1146313A (ja) | 1997-07-25 | 1997-07-25 | 輪郭強調回路 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1999005856A1 true WO1999005856A1 (fr) | 1999-02-04 |
Family
ID=16647848
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP1998/003318 WO1999005856A1 (fr) | 1997-07-25 | 1998-07-24 | Circuit d'accentuation de contours |
Country Status (11)
Country | Link |
---|---|
US (1) | US6476876B1 (ja) |
EP (1) | EP1011265B1 (ja) |
JP (1) | JPH1146313A (ja) |
KR (1) | KR100529626B1 (ja) |
AU (1) | AU739441B2 (ja) |
CA (1) | CA2291263C (ja) |
DE (1) | DE69835891T2 (ja) |
ES (1) | ES2272003T3 (ja) |
RU (1) | RU2210873C2 (ja) |
TW (1) | TW380352B (ja) |
WO (1) | WO1999005856A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1227668A1 (en) * | 1999-10-30 | 2002-07-31 | Fujitsu General Limited | Method and circuit for emphasizing contour |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3540758B2 (ja) * | 2000-09-08 | 2004-07-07 | 三洋電機株式会社 | 単板式カラーカメラにおける水平輪郭信号生成回路 |
US6600518B1 (en) * | 2000-11-06 | 2003-07-29 | Koninklijke Philips Electronics N.V. | Adaptive clipping prevention for picture sharpness enhancement |
JP3863808B2 (ja) * | 2002-05-27 | 2006-12-27 | 三洋電機株式会社 | 輪郭強調回路 |
JP3804595B2 (ja) | 2002-08-15 | 2006-08-02 | ソニー株式会社 | 映像信号処理方法及び装置 |
JP3823933B2 (ja) * | 2003-03-07 | 2006-09-20 | コニカミノルタビジネステクノロジーズ株式会社 | 画像処理装置 |
JP2005341021A (ja) * | 2004-05-25 | 2005-12-08 | Matsushita Electric Ind Co Ltd | 輪郭強調処理装置 |
JP2006019963A (ja) * | 2004-06-30 | 2006-01-19 | Toshiba Corp | 映像信号処理装置及び映像信号処理方法 |
US7847863B2 (en) * | 2005-06-10 | 2010-12-07 | Intel Corporation | Enhancing sharpness in video images |
KR101212158B1 (ko) | 2006-02-27 | 2012-12-13 | 엘지디스플레이 주식회사 | 액정 표시장치와 그 구동방법 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0646293A (ja) * | 1992-07-21 | 1994-02-18 | Casio Comput Co Ltd | 輪郭補正装置 |
JPH06350877A (ja) * | 1993-06-08 | 1994-12-22 | Matsushita Electric Ind Co Ltd | 輪郭補償装置とその装置に用いる利得制御信号発生回路 |
JPH07245718A (ja) * | 1994-03-02 | 1995-09-19 | Matsushita Electric Ind Co Ltd | 輪郭補正装置 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4677461A (en) * | 1984-07-26 | 1987-06-30 | Mitsubishi Denki Kabushiki Kaisha | Contour detecting filter |
JPH0614707B2 (ja) * | 1984-08-31 | 1994-02-23 | オリンパス光学工業株式会社 | 撮像装置 |
JPH0620255B2 (ja) * | 1985-03-11 | 1994-03-16 | 三菱電機株式会社 | 画像信号平滑化フイルタ |
JPH0754966B2 (ja) * | 1985-12-09 | 1995-06-07 | 株式会社日立製作所 | 輪郭補正回路 |
JPS63292777A (ja) * | 1987-05-25 | 1988-11-30 | Mitsubishi Electric Corp | 輪郭補正装置 |
JPH0496414A (ja) * | 1990-08-10 | 1992-03-27 | Toshiba Corp | 輪郭強調回路 |
JPH04126470A (ja) * | 1990-09-18 | 1992-04-27 | Toshiba Corp | 輪郭強調回路 |
KR920008630B1 (ko) * | 1990-09-28 | 1992-10-02 | 삼성전자 주식회사 | 수평윤곽 보상회로 |
JP2756070B2 (ja) * | 1992-04-09 | 1998-05-25 | 三菱電機エンジニアリング株式会社 | 波形整形方法及び波形整形装置並びに搬送色信号の輪郭補正装置 |
JP3076810B2 (ja) * | 1994-01-20 | 2000-08-14 | モトローラ株式会社 | 垂直輪郭補正回路 |
JPH08317252A (ja) * | 1995-05-16 | 1996-11-29 | Ikegami Tsushinki Co Ltd | 輪郭補正方法および装置 |
KR19980030425A (ko) * | 1996-10-29 | 1998-07-25 | 배순훈 | 윤곽 보정 회로 |
-
1997
- 1997-07-25 JP JP9213956A patent/JPH1146313A/ja active Pending
-
1998
- 1998-07-24 KR KR10-2000-7000801A patent/KR100529626B1/ko not_active IP Right Cessation
- 1998-07-24 AU AU83580/98A patent/AU739441B2/en not_active Ceased
- 1998-07-24 CA CA002291263A patent/CA2291263C/en not_active Expired - Fee Related
- 1998-07-24 US US09/402,560 patent/US6476876B1/en not_active Expired - Fee Related
- 1998-07-24 WO PCT/JP1998/003318 patent/WO1999005856A1/ja active IP Right Grant
- 1998-07-24 TW TW087112185A patent/TW380352B/zh not_active IP Right Cessation
- 1998-07-24 RU RU2000104522/09A patent/RU2210873C2/ru not_active IP Right Cessation
- 1998-07-24 EP EP98933929A patent/EP1011265B1/en not_active Expired - Lifetime
- 1998-07-24 ES ES98933929T patent/ES2272003T3/es not_active Expired - Lifetime
- 1998-07-24 DE DE69835891T patent/DE69835891T2/de not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0646293A (ja) * | 1992-07-21 | 1994-02-18 | Casio Comput Co Ltd | 輪郭補正装置 |
JPH06350877A (ja) * | 1993-06-08 | 1994-12-22 | Matsushita Electric Ind Co Ltd | 輪郭補償装置とその装置に用いる利得制御信号発生回路 |
JPH07245718A (ja) * | 1994-03-02 | 1995-09-19 | Matsushita Electric Ind Co Ltd | 輪郭補正装置 |
Non-Patent Citations (1)
Title |
---|
See also references of EP1011265A4 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1227668A1 (en) * | 1999-10-30 | 2002-07-31 | Fujitsu General Limited | Method and circuit for emphasizing contour |
EP1227668A4 (en) * | 1999-10-30 | 2005-11-30 | Fujitsu General Ltd | METHOD AND CIRCUIT FOR HIGHLIGHTING CONTOURS |
Also Published As
Publication number | Publication date |
---|---|
EP1011265B1 (en) | 2006-09-13 |
ES2272003T3 (es) | 2007-04-16 |
EP1011265A1 (en) | 2000-06-21 |
DE69835891T2 (de) | 2007-02-15 |
AU739441B2 (en) | 2001-10-11 |
RU2210873C2 (ru) | 2003-08-20 |
US6476876B1 (en) | 2002-11-05 |
DE69835891D1 (de) | 2006-10-26 |
KR20010022228A (ko) | 2001-03-15 |
CA2291263A1 (en) | 1999-02-04 |
KR100529626B1 (ko) | 2005-11-22 |
AU8358098A (en) | 1999-02-16 |
EP1011265A4 (en) | 2001-04-04 |
CA2291263C (en) | 2004-07-20 |
TW380352B (en) | 2000-01-21 |
JPH1146313A (ja) | 1999-02-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7245326B2 (en) | Method of edge based interpolation | |
US20020057362A1 (en) | System and method for scaling images | |
WO1999005856A1 (fr) | Circuit d'accentuation de contours | |
JPH0698298A (ja) | 適応形補間方法および装置 | |
EP0912045A1 (en) | Image converter and image conversion method | |
GB2184628A (en) | Video signal processing | |
JP4888181B2 (ja) | 画像処理装置及び電子機器 | |
JP2003046807A (ja) | 画像表示装置および画像表示方法 | |
EP1903803A2 (en) | Frame interpolating circuit, frame interpolating method, and display apparatus | |
JPH11203467A (ja) | 表示装置および表示方法 | |
KR20070035800A (ko) | 인접 화소의 기울기를 이용한 영상 잡음 제거 장치 및 방법 | |
KR100311472B1 (ko) | 영상 데이터 보간 장치 및 방법 | |
EP0446053B1 (en) | Logical comb filters | |
JP2002215130A (ja) | 画像処理装置および画像表示装置、画像処理方法および画像表示方法 | |
JP2627664B2 (ja) | 順次走査変換装置 | |
JPH08185145A (ja) | 液晶表示装置 | |
JP2627663B2 (ja) | 順次走査変換装置 | |
JP2009077293A (ja) | 映像信号斜め補間装置および映像信号斜め補間方法 | |
JP3515338B2 (ja) | 前置フィルタ | |
JP2623328B2 (ja) | 雑音低減回路 | |
JPH09284648A (ja) | スーパーインポーズ領域の検出方法および装置 | |
JPH06105322A (ja) | 搬送色信号のクロスカラー低減装置 | |
JPH11355610A (ja) | 輪郭補正回路 | |
KR20070070696A (ko) | 조정 가능한 임계값을 이용한 컬러 보간 장치 | |
JPH04233887A (ja) | 色エッジ・フリッカの減少方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AU CA KR RU US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 09402560 Country of ref document: US |
|
ENP | Entry into the national phase |
Ref document number: 2291263 Country of ref document: CA Ref country code: CA Ref document number: 2291263 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020007000801 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 83580/98 Country of ref document: AU |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1998933929 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1998933929 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020007000801 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 83580/98 Country of ref document: AU |
|
WWG | Wipo information: grant in national office |
Ref document number: 1020007000801 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1998933929 Country of ref document: EP |