WO1998019464A1 - Systeme utilisant un processeur de signaux pour magnetoscope video a bande - Google Patents

Systeme utilisant un processeur de signaux pour magnetoscope video a bande Download PDF

Info

Publication number
WO1998019464A1
WO1998019464A1 PCT/JP1996/003144 JP9603144W WO9819464A1 WO 1998019464 A1 WO1998019464 A1 WO 1998019464A1 JP 9603144 W JP9603144 W JP 9603144W WO 9819464 A1 WO9819464 A1 WO 9819464A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
circuit
frequency
phase
color
Prior art date
Application number
PCT/JP1996/003144
Other languages
English (en)
Japanese (ja)
Inventor
Makoto Furihata
Kenya Yamauchi
Original Assignee
Hitachi, Ltd.
Hitachi Tohbu Semiconductor, Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi, Ltd., Hitachi Tohbu Semiconductor, Ltd. filed Critical Hitachi, Ltd.
Priority to PCT/JP1996/003144 priority Critical patent/WO1998019464A1/fr
Publication of WO1998019464A1 publication Critical patent/WO1998019464A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/79—Processing of colour television signals in connection with recording
    • H04N9/7908—Suppression of interfering signals at the reproducing side, e.g. noise
    • H04N9/7917—Suppression of interfering signals at the reproducing side, e.g. noise the interfering signals being cross-talk signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/79—Processing of colour television signals in connection with recording
    • H04N9/80—Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback
    • H04N9/82—Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback the individual colour picture signal components being recorded simultaneously only
    • H04N9/83—Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback the individual colour picture signal components being recorded simultaneously only the recorded chrominance signal occupying a frequency band under the frequency band of the recorded brightness signal

Definitions

  • the present invention relates to a system using a signal processing device for a VTR (Video's Tape Recorder, the same applies hereinafter).
  • the present invention relates to a playback underlay signal of a PAL format by a VHS system, an S-VHS system or an 8 mm system. It relates to technology that is effective when used in frequency conversion technology for converting to standard power signals. Background art
  • color video signals are recorded using the power-under method.
  • the luminance signal is frequency-modulated, and the color signal is frequency-converted to a lower frequency band than the frequency-modulated luminance signal, and recorded on the inclined track of the magnetic tape by the rotating video head.
  • Recent VTR systems use a guard-bandless method to increase the density, and it is essential to eliminate the crosstalk caused by this.
  • This crosstalk elimination is performed by applying an azimuth angle to the video head.
  • the effect of the azimuth angle is effective for high-frequency signals, but is effective for low-frequency signals. Less effective. That is, the azimuth angle has little effect of removing crosstalk for a single signal, and a method such as a phase shift method (PS method) or a phase invert method (PI method) is adopted.
  • PS method phase shift method
  • PI method phase invert method
  • VH S Method This is explained using NTSC format.
  • the video recording track is recorded by alternately repeating two channels, channel 1 and channel 2.
  • the color under frequency is 40 times the horizontal scanning frequency (40 fH). Therefore, the subcarrier frequency of 3.57955 5 MHz of the standard color signal is converted into a frequency of 40 fH and approximately 629 KHz and recorded.
  • the phase is changed every one horizontal period.
  • Channel 1 advances by 90 ° and channel 2 delays by 90 °. This is because when the signal of 629 KHz is converted back to 3.5795 45 MHz (and the phase is also restored) during playback, a delay element for one horizontal period is used to delay the signal.
  • the cross component can be removed by adding the color signal delayed by one horizontal period using the color signal and the delay element.
  • Examples of the above-described frequency conversion technology include Japanese Patent Application Laid-Open No. 63-257394, and Japanese Utility Model Application Laid-Open No. Heisei 2-519489.
  • the PAL system is an improvement over the NTSC system in terms of non-linearity of the transmission system, so that image quality degradation is reduced.
  • (R ⁇ Y) and (B ⁇ Y) are used as color difference signals.
  • the color subcarrier is carrier-suppressed and amplitude-modulated by the color difference signal, but the phase of the subcarrier of the (R-Y) signal is inverted by 180 ° for each scanning line.
  • the color burst phase also switches between +135 degrees and -135 degrees for each scan line.
  • the color under frequency is 40.125 times the horizontal scanning frequency (40.125 fH). Therefore, the power required to convert the subcarrier frequency of the standard color signal from 4.4.33.19 MHz to 40.125 fH (approximately 627 KHz) and record it ⁇ At this time, the phase is not shifted in channel 1 for each horizontal period (scanning line), but is delayed by 90 ° in channel 2.
  • a delay element (CCD) for two horizontal periods is used as shown in FIG.
  • the crosstalk component is calculated as shown in the phase shift diagram shown in Fig. 13 (B) and the phase shift diagram shown in Fig. 13. Removal is in progress.
  • the signal (c) (a) + (b), which is the sum of the signal (b) obtained by delaying the output signal (a) by 2H and the signal (a) converted 2H later, is
  • the crosstalk components indicated by the dotted lines in the signals (a) and (b) have phases opposite to each other, and can be canceled by the above addition.
  • the PAL format uses a delay signal of two horizontal periods, a mode in which a head is mounted at the time of transition to special playback (at the time of transition to a mode such as search or still).
  • the response of the evening (cylinder motor) takes time, causing the color signal to disappear instantaneously and the color to disappear.
  • the CCD Charge Transfer Device
  • the CCD Charge Transfer Device
  • the response of the head mounted cylinder motor is slow during transition to special playback such as search and still, and the signal to be played back may be extended or shrunk in time. Yes (during special playback, the rotation of the cylinder motor is compensated so that the horizontal frequency becomes normal).
  • the phase since the delay of the two horizontal periods is fixed by the clock of the crystal oscillator, the phase may be inverted with respect to the normal phase. If the phase is inverted as described above, the signal component is canceled by the above addition, and the color component disappears.
  • the PAL format uses a signal delayed by two horizontal periods as described above. Since the television receiver performs interlaced scanning (interlaced scanning), the signal 2H before is essentially the video signal of the scanning line 4 lines before. Therefore, in a video in which the condition that the scanning line signal, which is the premise of the crosstalk principle, is not satisfied, does not hold, the signal delayed by two horizontal periods as described above is added to form a color signal. However, there is a problem that the correspondence with the luminance signal is displaced and the image is double-viewed. For example, if a video with a pattern consisting of a large number of colored points, such as a fireworks display, is recorded and played back, the above-mentioned problems will become prominent.
  • the NTSC format uses a delay of one horizontal period
  • the PAL format requires a delay of two horizontal periods.
  • the above NTSC system and PAL system can perform frequency conversion with substantially the same circuit.
  • each delay circuit must be prepared, which increases the set price of the VTR system.
  • VTRs for Latin America
  • 2 Different types of delay circuits are required, which increases the set price.
  • a delay circuit such as the CCD described above is to be incorporated in an LSI for signal processing, the difference in the delay time is a major bottleneck.
  • the present invention provides a VTR signal processing device that enables reproduction frequency conversion of a PAL-formatted color under signal by removing a color crosstalk using a one horizontal period delay circuit.
  • the purpose is to provide the system used.
  • a first reproduced color under signal of a PAL format is converted into a first standard color signal by a first frequency conversion circuit, and the first reproduced color under signal is delayed by one horizontal period by a delay circuit. Then, the signal is converted into a second standard power signal by a second frequency conversion circuit as a second power line under signal, and 2 n times the carrier frequency required for the above frequency conversion operation by an oscillation circuit.
  • a frequency signal is formed, and this frequency signal is divided into the carrier frequency, and a four-phase carrier having a phase of 0 °, 90 °, 180 °, and 270 ° is formed.
  • FIG. 1 is a block diagram showing an embodiment of a frequency converter included in a VTR signal processing device used in the present invention.
  • FIG. 2 is a main block diagram showing another embodiment of the frequency converter included in the VTR signal processing device used in the present invention.
  • FIG. 3 is a schematic configuration diagram showing one embodiment of an arithmetic circuit provided in a VTR signal processing circuit used in the present invention.
  • FIG. 4 is a circuit diagram showing one embodiment of a frequency dividing circuit provided in the VTR signal processing circuit used in the present invention.
  • FIG. 5 is a waveform diagram for explaining the operation of the frequency dividing circuit
  • FIG. 6 is a schematic configuration diagram for explaining a phase inverting circuit provided in the VTR signal processing circuit used in the present invention.
  • FIG. 7 is a schematic block diagram for explaining the present invention
  • FIG. 8 is a phase shift diagram corresponding to one channel for explaining the operation of the VTR signal processing circuit used in the present invention.
  • FIG. 9 is a phase shift diagram corresponding to two channels for explaining the operation of the VTR signal processing circuit used in the present invention.
  • FIG. 10 is a main block diagram showing another embodiment of the frequency converter included in the VTR signal processing device used in the present invention.
  • FIG. 11 is a block diagram showing an embodiment of a VTR system using the VTR signal processing device according to the present invention.
  • FIG. 12 is a block diagram for explaining conventional VTR signal processing for the PAL format.
  • FIG. 13 is a phase shift diagram for explaining a signal processing operation for a VTR for a conventional PAL format.
  • FIG. 14 is a schematic waveform diagram for explaining a conventional VAL signal processing operation for the PAL format.
  • FIG. 1 is a block diagram of an embodiment of a frequency conversion unit in a VTR signal processing device used in the present invention.
  • the circuit block shown in the figure is formed on a single semiconductor substrate such as single crystal silicon by a known semiconductor integrated circuit manufacturing technique together with other circuit blocks constituting a VTR signal processing circuit.
  • reference numeral 1 denotes a low-pass filter (LPF) for extracting a color signal from a reproduced video signal.
  • the low-pass filter 1 reproduces signals from the two magnetic heads (channel 1 and channel 2) provided on the rotating head mounted on the cylinder motor by the amplifier circuit AMP. Is supplied.
  • Reference numeral 2 denotes a delay circuit for one horizontal period.
  • the delay circuit 2 is not particularly limited, but may include a CCD (charge transfer device), an input section for analog / digital conversion, a shift device for delaying the input section, and an analog signal for converting the shifted digital signal. It may be composed of a digital Z-analog conversion circuit for returning to a signal.
  • 4 is a second frequency conversion circuit that converts a delayed under color signal into a standard color frequency, a so-called main converter.
  • 3 is a first frequency conversion circuit that converts a color signal before delay into a standard color frequency. Circuit.
  • Reference numeral 5 denotes a phase axis inverting circuit for inverting the phase axis of the standard color frequency signal converted by the main converter 4.
  • the output signal (B signal) of the phase axis inverting circuit and the output signal (A signal) of the second frequency conversion circuit 3 are supplied to the arithmetic circuit 6 to remove the crosstalk. Then, the standard force signal is output through the band pass filter (BPF) 7.
  • BPF band pass filter
  • the reproduction color under signal from the amplifier AMP includes a luminance signal and color Although the signal is included, only the color signal which is separated from the luminance signal by the above-mentioned one-pass filter 1 and frequency-converted to a low frequency is extracted.
  • the one color under signal is delayed by 1 H by the delay circuit 2 which is a delay circuit on one side as described above, and though not shown, passes through a gain control circuit (GCA) and the second frequency conversion circuit (GCA). Ma in Conv 2) Guided to 2 inputs.
  • the reproduced color under signal passed through the low-pass filter 1 is directly guided to the first frequency conversion circuit (Main Conve 1) 3.
  • the signal converted to the standard frequency signal by the first and second frequency conversion circuits 3 and 4 as described above is applied to an arithmetic circuit 6 for removing crosstalk.
  • an arithmetic circuit 6 for removing crosstalk.
  • BPF bandpass filter
  • the frequency conversion subcarrier is not particularly limited, but is twice as large as the subcarrier, that is, in the PAL format, an oscillation circuit oscillating at approximately 5.06 MHz X 2-10.2 MHz. fc VCO)
  • the output signal of 8 is obtained by dividing the output signal by 1Z2 by the divider circuit 9 and the corresponding second and first frequency converters are passed through the 4-phase SW (switch) 11 and 12 which are the switching circuit Added to circuits 4 and 3.
  • the reproduction power under signal input to the first frequency conversion circuit 3 and the reproduction color under signal delayed by 1 H input to the second frequency conversion circuit 4 have the same amplitude level.
  • Input to demodulation circuit a baseband demodulated signal can be obtained by using subcarriers that are frequency-synchronized with the burst signal of the reproduced color signal. Arithmetic operation to obtain the demodulated baseband amplitude difference After passing through the circuit, it is converted to a DC voltage by a single-pass filter, and the gain control circuit (GCA) is controlled, so that the reproduced color under signal input to the first frequency conversion circuit 3 and the second frequency conversion
  • the input amplitude of the reproduced color under signal delayed by 1 H input to the circuit 4 is made equal.
  • the voltage signal is converted into a charge signal and returned to a voltage signal again, and the level change there is relatively large. Is required.
  • the oscillation circuit 8 is an oscillator that oscillates at a frequency of 2 n X fc (fc is a subcarrier frequency) for generating a subcarrier for frequency conversion.
  • the frequency divider circuit 12 is not particularly limited, but as described later, At the same time as dividing the frequency of 11 into the frequency of the subcarrier, it is 0 °, 90 °, and 180 °. , And 270 ° four-phase subcarriers are generated. In other words, the oscillation circuit 8 only needs to be 2 n (n is a natural number) of the subcarrier ⁇ c, and divides the frequency dividing circuit by 1/2 n, and sets 0 as described above. , 90 °, 180 °, and 270 ° should be formed.
  • a crystal oscillation circuit 12 is provided for the operation of the phase axis inverting circuit.
  • the crystal oscillation circuit 12 oscillates at the reference frequency fsc2 of the reproduction standard color signal. Based on this reference frequency signal, the reproduction power signal is frequency- and phase-locked so as to be the standard power signal frequency.
  • the reference frequency signal obtained from the crystal oscillator circuit 12 is doubled in frequency by a doubler circuit 13 and applied to a phase axis inverting circuit 5.
  • Fig. 2 shows the frequency conversion of the VTR signal processing circuit used in the present invention.
  • a block diagram of one embodiment of the unit is shown. In this embodiment, a control circuit of the oscillation circuit (2 fc VCO) 8 is shown.
  • the oscillation circuit 8 is composed of a voltage-controlled oscillator (VCO) and is not particularly limited, but has a free-run frequency almost corresponding to a frequency 2 (fsc + 40.125H) twice as high as the carrier signal fc. To be.
  • the output of the oscillating circuit 8 is frequency-divided by 1/2 by the frequency dividing circuit 9 to form a 4-phase signal.
  • the frequency dividing and phase shifting operations are performed by the frequency dividing circuit 9, and the four carrier signals (5.0 6 MHz) are controlled by switch circuits 11 and 10, which are switch-controlled by a head switching signal and a horizontal synchronizing signal.
  • One is selected by a rule to be supplied to the frequency conversion circuits 4 and 3.
  • the frequency conversion circuits 4 and 3 use the 5.0 MHz carrier signal
  • the signal is synthesized with a reproduced color under signal of 627 KHz, and the frequency is converted to about 4.433 MHz corresponding to the difference.
  • a color subcarrier component is extracted from the band-converted color signal through the band pass 14 and supplied to one input of the phase detection circuit 15.
  • the other input of the phase detection circuit 15 is supplied with a 4.433 MHz reference frequency signal formed by the crystal oscillation circuit 12.
  • the phase detection circuit 15 performs a phase comparison operation of the two signals, and forms a detection signal corresponding to the phase difference (frequency difference).
  • This phase detection output is converted to a direct current by an APC filter (one-pass filter) 16 and the oscillation circuit (V
  • FIG. 3 shows a schematic configuration diagram of an embodiment of the arithmetic circuit 6 for removing the color crosstalk.
  • A the first and second The case where the A signal and the B signal output from the wave number conversion circuits 3 and 4 have the same phase is shown.
  • the phase axis inverting circuit 5 the color signal is converted into the components of fsc and 3 fsc by the carrier of 2 fsc, and the phase of the fsc component is inverted, and at the same time, the signal level is halved.
  • the arithmetic circuit 6 amplifies the level of the B signal obtained from the output of the phase axis inverting circuit 5 by twice (+6 dB), and the A signal obtained from the output of the frequency converting circuit 3 to add. Thereby, the crosstalk component of the opposite phase is removed.
  • FIG. 3B shows a case where the A signal and the B signal output from the first and second frequency conversion circuits 3 and 4 have opposite phases. Similarly to the above, the phase of the fsc component is inverted by the phase axis inverting circuit 5, and at the same time, the signal level is halved. Therefore, the level of the B signal is doubled (+6 dB). By subtracting the A signal obtained from the output of the frequency conversion circuit 3, the cross-talk component having the opposite phase is removed.
  • FIG. 4 shows a specific circuit diagram of one embodiment of the frequency divider 9 for forming the 1Z2 frequency dividing operation and the four-phase signal.
  • the two through latch circuits FF 1 and FF 2 having the ECL configuration are used to perform a 1/2 frequency dividing operation and generate a four-phase output signal.
  • Transistors Q 6 and Q 7 whose collector and base are cross-connected form a latch circuit.
  • Human differential transistors Q5 and Q8 are provided in which the collectors and collectors of these differential transistors Q6 and Q7 are connected in common.
  • Load resistances Rl and R2 are provided in the above-mentioned common collector, respectively.
  • the common emitter of each of the latch type differential transistors Q 6 and Q 7 and the input differential transistors Q 5 and Q 8 has a constant current source I 0 via a differential transistor Q 1 and Q 2. Is provided.
  • Such a circuit constitutes the first through latch circuit FF1.
  • a second through latch circuit FF2 is formed.
  • the bases of the input differential transistors Q5, Q8, Q9, and Q12 of these two through latch circuits FF1 and FF2 are supplied with the output signals of the other through latch circuits FF2 and FF1 in an intersecting manner. You.
  • the input signals to be frequency-divided are input to the bases of the differential transistors Q and Q2, Q3, and Q4 that perform the current switching operation so that the phases of the divided input signals are opposite to each other.
  • the input terminal IN 1 is connected to the base of the transistor Q 1 that performs the through input operation to the first through latch circuit FF 1, and performs the latch operation to the second through latch circuit FF 2 Connected Transistor Q Connected to base of Q3.
  • the input terminal IN2 is connected to the base of a transistor Q2 that performs a latch operation on the first through latch circuit FF1, and a transistor that performs a single input operation on the second through latch circuit FF2 Connected to Q4 base.
  • the input signals to be divided are supplied to the input terminals IN 1 and IN 2.
  • the oscillation output signal When the oscillation output signal is in the double-ended output mode, input signals having phases opposite to each other are supplied to the input terminals IN 1 and IN 2 .
  • the input terminal IN 1 (or IN 2) When the oscillation output signal is in the single-ended output mode, the input terminal IN 1 (or IN 2) is supplied with the oscillation output, and the input terminal IN 2 (or IN 1) is supplied with the midpoint potential of the oscillation output signal.
  • the four signals formed by the load resistors R1 to R4 provided in the two through latch circuits FF1 and FF2 are four-phase signals having a phase difference of 90 ° from each other. It is output through an emitter follower circuit consisting of 13 to Q16 and a constant current source Io.
  • the circuit symbol I 0 of the constant current source has a limited meaning that the same constant current flows. Note that it represents a constant current source, not a TJ flavor.
  • the operation of the frequency divider 9 will be described with reference to the operation waveform diagram shown in FIG. In the figure, a single-ended oscillation signal is supplied to an input terminal IN1, and a midpoint potential is supplied to an input terminal IN2 as a reference voltage.
  • Transistors Q2 and Q4 are turned on during the period when the oscillation signal supplied to input terminal IN1 is at the level of the reference midpoint voltage.
  • the constant current of the constant current source I0 flows through the latch-type differential transistors Q6 and Q7 due to the ON state of the transistor Q2, and the input signal captured before that time. Holding. For example, if the transistor Q6 is on, a constant current flows through the load resistor R1, and the corresponding output terminal OUT4 goes low. When the transistor Q7 is off, the corresponding output terminal OUT1 is at a high level.
  • the input differential transistors Q9 and Q12 are activated in the second through latch circuit FF2.
  • the input transistor Q9 that receives the high-level output signal corresponding to the off state of the transistor Q7 of the first through latch circuit FF1 is turned on, and corresponds to the on state of the transistor Q6.
  • the input transistor Q12 that receives the low-level output signal is off.
  • a constant current flows through the load resistor R3, and a low-level output signal is formed. Since a constant current does not flow through the load resistor R4, a high level such as the power supply voltage Vcc is formed. Therefore, the output signal of the output terminal OUT 2 is at the mouth level, and the output terminal OUT 3 is at the high level.
  • the input differential transistors Q5 and Q6 are activated in the first through latch circuit FF1.
  • the input transistor Q8 receiving the high-level output signal corresponding to the off state of the transistor Q11 is turned on, and corresponds to the on state of the transistor Q10.
  • the input transistor Q5 that receives the output signal of the closed mouth level is turned off.
  • a constant current flows through the load resistor R2 instead of the load resistor R1, and the above holding signal is inverted. That is, the output signal of the output terminal OUT4 changes from the low level to the high level, and the output terminal OUT1 changes from the high level to the low level.
  • the transistors Q1 and Q3 are turned off and the transistors Q2 and Q4 are turned on.
  • the ON state of the transistor Q2 in the first through latch circuit FF1, the constant current of the constant current source I0 flows through the latch-type differential transistors Q6 and Q7, and the input signal captured before that is input. Hold. That is, the transistor Q7 is latched on according to the on state of the input transistor Q8, and the transistor Q6 is latched off according to the off state of the human transistor Q5.
  • the output terminal OUT4 is maintained at the low level, and the output terminal OUT1 is maintained at the high level.
  • the input differential transistors Q9 and Q10 are brought into an operating state.
  • the input transistor Q12 that receives the high-level output signal corresponding to the off state of the transistor Q6 is turned on, and the transistor Q7 is turned on.
  • the input transistor Q9 that receives the output signal of the mouth level is turned off.
  • a constant current flows through the load resistor R4 instead of the load resistor R3, and the above holding signal is inverted. That is, the output signal of the output terminal OUT2 changes from low level to high level, and the output terminal OUT3 changes from high level to low level.
  • the output signals OUTl to OUT4 having a period twice as long as the oscillation frequency of the input signal IN1, that is, 1Z2 frequency-divided.
  • the phase of OUT 2 is delayed by 90 ° with respect to OUT 4, and this OUT 2
  • the phase of OUT1 is delayed by 90 ° with respect to this, and the phase of OUT3 is 90 with respect to OUT1.
  • Four output signals that are delayed can be formed.
  • the frequency divider circuit as described above, and the signals can be selectively converted to two frequency conversion circuits 3 according to the input reproduction color under signal. 4, the output signals A and B can be phase-adjusted. Therefore, the color axis under signal of the PAL format also uses the above-described 1H delay signal and the phase axis described below.
  • the above arithmetic circuit 5 enables the removal of the crosstalk component.
  • FIG. 6 (A) shows a schematic configuration diagram of an embodiment of the phase axis inverting circuit used in the present invention.
  • a known multiplication circuit is used. That is, the reproduced color signal converted to the standard color frequency ⁇ c by the second frequency conversion circuit 4 is input to one input of the multiplication circuit, and the crystal input is input to the other input of the multiplication circuit.
  • a signal obtained by multiplying the reference frequency signal of the standard color signal formed by the oscillator circuit 12 by the doubler circuit 13 is supplied.
  • the reproduced color signal converted to the standard frequency f c by the second frequency conversion circuit 4 can be described as Axs in (f c + ⁇ ).
  • A represents the amplitude of the color signal, that is, the color saturation (color density)
  • ⁇ represents the phase of the color signal, that is, the hue. Since the signal of 2fc obtained from the above-mentioned double multiplier 13 is a continuous wave, it can be expressed as sin (2fc).
  • the output signal Vout can be expressed by the following equation (1).
  • Vout As i n (f c + 0) xs i n (2 f c)
  • the output signal Vout has a 3 fc component and a: fc component.
  • the fc component it is — lZ2xAs in (fc— ⁇ ).
  • the amplitude is attenuated to 1Z2, and the phase component is changed from plus to minus. It turns out that it is reversed.
  • This characteristic is the function of the phase axis inversion circuit 5.
  • the remaining 3 fc component is not considered because it is removed by the band-pass filter 7 after the calculation.
  • FIG. 6 (B) is a vector diagram for explaining the signal conversion characteristics of the phase axis conversion circuit 5.
  • FIG. 7 is a block diagram for explaining the principle of frequency conversion in the VHS PAL format.
  • (A) shows a conventional frequency conversion method
  • (B) shows the method of the present application.
  • the subcarrier 1 as described later is input to the frequency conversion circuit (Main Conv) to obtain the standard color signal (a).
  • the frequency conversion circuit Mainn Conv
  • extra signal components are removed by a bandpass filter, and a two-horizontal period is delayed by a glass delay line or CCD. The output of the evening is added.
  • two frequency conversion circuits (Main Conv 1 and 2) are used as described above, and the reproduction color under signal is delayed by one horizontal period despite the PAL format.
  • the signal delayed by the CCD (CCD) is supplied to one frequency conversion circuit (Main Conv 2), and the subcarriers that have been phase-shifted in four ways as described above are those that have a phase relationship as described later. And supplies it to the above two frequency conversion circuits (Main Conv.
  • FIG. 8 is a phase shift diagram corresponding to channel 1 for explaining the frequency conversion operation according to the method of the present invention.
  • the solid vector represents the signal component
  • the dotted vector represents the crosstalk component.
  • the short vector represents the burst signal
  • the long vector represents the chroma signal.
  • the standard color signal in the conventional method shown in FIG. 7A is used. Is shown.
  • the phase of the subcarrier 1 is selected so that the frequency-converted signal alternates. That is, in the channel 1 in the figure, there is no phase shift at the time of recording, and in the channel 2 shown in FIG. 9 described below, the phase is delayed by 90 ° every one horizontal period.
  • the subcarrier phase is selected by the four-phase switch so that is canceled.
  • FIGS. 8 (b), (c), (d) and (e) show the phases of the respective parts at the time of frequency conversion and crosstalk removal according to the method of the present invention.
  • (B) shows a color phase in which the reproduced color under signal is converted into a standard color frequency signal by the frequency conversion circuit 3.
  • they when compared with the conventional color phase (a), they are 0 °, 90 ° (advancing 90 °), 0 °, and 190 ° every horizontal period.
  • (C) is a signal (1 HDL) obtained by delaying the reproduced color under signal by one horizontal period, and standardized by the frequency conversion circuit 4 above. The color phase converted to the color frequency is shown.
  • the conventional color phase (a) before one horizontal period delay +90 for each horizontal period. (90 ° delay), 0 °, + 90 °, 0 °.
  • the color signal of (c) is inverted by the B-Y axis by the phase axis inversion circuit 5, and the signal level is doubled (d).
  • the phase of the color crosstalk component included in the color signal of (d) is opposite in phase to the color crosstalk component of (b) obtained from the frequency conversion circuit 3, and the level is also equal. . Therefore, when the two are added by the arithmetic circuit 6, the color crosstalk is canceled as shown in (e), and the first signal component is obtained in a vector-added form.
  • FIG. 9 shows a phase shift diagram corresponding to channel 2 for explaining the frequency conversion operation according to the method of the present invention.
  • (a) shows the standard color signal in the conventional system of FIG. 7 (A).
  • Fig. 9 (b), (c), (d) and (e) show the phase of each part at the time of frequency conversion and crosstalk removal according to the method of the present invention, similarly to the above. That is, (b) shows the color phase obtained by converting the reproduced color under signal into the standard color single frequency signal by the frequency conversion circuit 3. here
  • (C) shows a color phase obtained by delaying the reproduced color standard signal by one horizontal period (1 HDL) and then converting the signal to the standard frequency by the frequency conversion circuit 4.
  • + 0 °, + 90 ° (90. delay) 0 every one horizontal period. , +90. It is.
  • (D) is that the color signal of (c) is inverted by the B-Y axis by the phase axis inverting circuit 5 and the signal level is doubled.
  • the phase of the color crosstalk component included in the color signal of (d) is opposite in phase to the color crosstalk component of (b) obtained from the frequency conversion circuit 3 and has the same level. Become. Therefore, when the two are added by the arithmetic circuit 6, the color crosstalk is canceled as shown in (e), and the color signal component is obtained in a vector-added form.
  • (e) is 45 for both burst and chroma signals for (a). It can be seen that the phase relationship between the burst signal and the chroma signal is maintained, and that the alternating characteristics are also maintained.
  • both the channels 1 and 2 perform a frequency conversion operation in which continuity is maintained and adjacent color crosstalk is removed, although the phase is advanced by 45 ° from the conventional reproduced color signal. It can be done.
  • FIG. 10 is a main block diagram showing another embodiment of the frequency converter included in the VTR signal processing device used in the present invention.
  • the phase axis inversion circuit 5 is provided on the output side of the first frequency conversion circuit 3.
  • two frequency conversion circuits are used, the relative phase shift control thereof is combined with the phase inversion operation by the phase axis inversion circuit, and the color crosstalk component is reduced as in the above embodiment.
  • the arithmetic circuit adds and cancels, and if the color crosstalk has the same phase, the arithmetic circuit may subtract and cancel.
  • the phase axis inverting circuit may be provided before the frequency converting circuit or before the delay circuit.
  • FIG. 11 is a block diagram of one embodiment of a VTR system using the VTR signal processing device according to the present invention.
  • the VTR system of this embodiment is roughly divided into a tuner section, a VTR recording Z playback signal processing section, a recording / playback amplifier, a head section, a mechanical section, a system control section, a timer circuit, and operation switches 1 and 2. Consists of Such a rough system configuration is the same as that of a known VTR system, and a detailed description thereof will be omitted.
  • the VTR signal processing device is provided in the VTR recording / reproducing signal processing unit, and the overall outline thereof is as follows.
  • the following circuit is provided as a luminance system video circuit.
  • the video input is provided to an automatic gain circuit.
  • the video input signal is output as it is as a video output for monitoring through a video output amplifier circuit.
  • the output signal of the automatic gain amplifier is supplied to a low pass filter for luminance.
  • the output signal of this low-pass filter is supplied to the main enhancer through an external capacitor.
  • the output signal of the enhancer is FM-modulated by an FM modulation circuit and transmitted to an external recording pump as a recording FM output.
  • the playback FM input output from the external playback amplifier is supplied to the limiter.
  • the output signal of the limiter is supplied to an FM demodulation circuit to perform FM demodulation. Then, a main de-emphasis process corresponding to the main re-energy is performed by the main re-enhancer.
  • the luminance signal subjected to the FM demodulation and de-emphasis processing is supplied to a low-pass filter used for color separation.
  • the mixed high frequency components are removed and input to the noise canceller and peak value control. Further, the synchronization signal is separated by the synchronization separation circuit.
  • the output signal of the noise canceller is combined with a color signal reproduced by a power line video circuit by a mixer included in the video output amplifier circuit and output.
  • the following circuit is provided as a color video signal circuit.
  • the output signal of the automatic gain amplifying circuit of the luminance video circuit is supplied to an auto chroma level controller.
  • the output signal of the auto-chroma level controller is supplied to the band-pass filter.
  • the output signal of this bandpass filter is subjected to low-frequency conversion by a frequency conversion circuit.
  • the frequency-converted color signal is output as a recording signal through a color killer amplifier that also operates as a recording pump.
  • the reproduced color input is separated from the luminance signal through a low-pass filter and captured.
  • This output signal is subjected to frequency conversion by the above-described frequency conversion unit and removal of the color crosstalk, and is output through the bandpass filter and the noise canceller.
  • the video signal is input through an external capacitor, is combined with the luminance signal by a mixer included in the video output amplifier circuit, and is output.
  • a component having a large actual phase area such as a glass delay line or a CCD having a high clock frequency is not used, and a color signal path and a subcarrier path are not used. It is possible to obtain a VTR system that eliminates crosstalk with high accuracy using a low clock frequency or CCD or line memory without adding a phase correction circuit. Also, in the PAL format, since a delay signal of one horizontal period is used, a VTR system in which color crosstalk is eliminated with high accuracy is possible.
  • the above-mentioned delay circuit will also enable a VTR system composed of a semiconductor integrated circuit integrally with a VTR signal processing circuit.
  • the first reproduced color under signal in the PAL format is converted into the first standard color signal by the first frequency conversion circuit, and the first reproduced color under signal is converted into one horizontal period by the delay circuit.
  • the signal is delayed and converted to a second color signal as an under-signal by the second frequency conversion circuit to the second standard power signal, and the oscillation circuit requires 2 n times the carrier frequency required for the frequency conversion operation.
  • the above frequency signal is divided into the above carrier frequency, and a four-phase carrier having phases of 0 °, 90 °, 180 °, and 270 ° is formed.
  • the PAL format also uses a delay signal for one horizontal period, so the special playback transition due to the response delay of the head mounted mode is the same as the NTSC format, as in the NTSC format.
  • the above oscillation circuit is composed of a voltage controlled oscillation circuit, and a crystal oscillation circuit
  • the phase difference between the reference frequency of the formed standard color signal and the color sub-carrier component extracted from the standard power signal output from the first or second frequency conversion circuit is calculated by a phase detection circuit. Detecting and controlling the oscillation frequency with a control voltage obtained by converting the phase detection output into a direct current, and multiplying the reference frequency signal formed by the crystal oscillation circuit by 2 and supplying the same to the phase axis inversion circuit.
  • the oscillation circuit outputs an oscillation signal having a carrier frequency that is twice as high as that of the oscillation circuit.
  • the input and output of the two through-latch circuits of the ECL configuration serve as a frequency dividing circuit for dividing the oscillation signal.
  • the oscillating circuit 8 may be 2 n times i c and divide it by 1/2 n to form the four-phase subcarrier signal.
  • the delay circuit may comprise a CCD or an analog / digital conversion circuit, a shift register and a digital Z / analog conversion circuit, and may be formed by the same semiconductor integrated circuit device as the VTR signal processing circuit.
  • the present invention is applied to the VHS system, S-VHS system or 8 mm It can be widely used in systems that use VTR signal processors that support the PAL format.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Processing Of Color Television Signals (AREA)

Abstract

Dans un système de magnétoscope vidéo à bande, un premier circuit convertisseur de fréquences convertit un premier signal de sous-chrominance reproduit du format PAL en un premier signal couleur standard, un circuit de temporisation génère un second signal de sous-chrominance en temporisant le premier signal de sous-chrominance par une période horizontale, un second circuit convertisseur de fréquences convertit le second signal de sous-chrominance en un second signal couleur standard, un circuit d'oscillation génère un signal de fréquence ayant une fréquence qui est le double de la fréquence porteuse requise pour la conversion de fréquences mentionnée ci-dessus, la fréquence de ce signal de fréquence est divisée en fréquence porteuse, quatre porteuses ayant des phases de 0°, 90°, 190° et 270° sont générées, l'une des porteuses est choisie pour que les phases des diaphonies contenues dans les premier et second signaux couleurs standards puissent être identiques ou opposées l'une de l'autre, la phase du premier ou du second signal couleur standard est inversée par un circuit inverseur d'axe de phase, et le premier signal couleur standard est soustrait du second ou ajouté au second, de façon à décaler les diaphonies de couleurs.
PCT/JP1996/003144 1996-10-28 1996-10-28 Systeme utilisant un processeur de signaux pour magnetoscope video a bande WO1998019464A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP1996/003144 WO1998019464A1 (fr) 1996-10-28 1996-10-28 Systeme utilisant un processeur de signaux pour magnetoscope video a bande

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP1996/003144 WO1998019464A1 (fr) 1996-10-28 1996-10-28 Systeme utilisant un processeur de signaux pour magnetoscope video a bande

Publications (1)

Publication Number Publication Date
WO1998019464A1 true WO1998019464A1 (fr) 1998-05-07

Family

ID=14154025

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP1996/003144 WO1998019464A1 (fr) 1996-10-28 1996-10-28 Systeme utilisant un processeur de signaux pour magnetoscope video a bande

Country Status (1)

Country Link
WO (1) WO1998019464A1 (fr)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5853287A (ja) * 1981-09-04 1983-03-29 エヌ・ベ−・フイリツプス・フル−イランペンフアブリケン Ｐａｌくし形フイルタ
JPS63257394A (ja) * 1987-03-28 1988-10-25 グルンデイッヒ・エー・エム・フアウ・エレクトロ‐メカニツシエ・フエルズーフスアンシユタルト・マツクス・グルンデイツヒ・ホルレント・シユテイッフトウング・ウント・コンパニー・コマンデイトゲゼルシヤフト ビデオレコーダー用の篩形フィルタ
JPH0251489U (fr) * 1988-10-06 1990-04-11
JPH03226094A (ja) * 1990-01-30 1991-10-07 Victor Co Of Japan Ltd クロストークキャンセル回路
JPH0799671A (ja) * 1993-06-25 1995-04-11 Hitachi Ltd Ｖｔｒ用信号処理回路

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5853287A (ja) * 1981-09-04 1983-03-29 エヌ・ベ−・フイリツプス・フル−イランペンフアブリケン Ｐａｌくし形フイルタ
JPS63257394A (ja) * 1987-03-28 1988-10-25 グルンデイッヒ・エー・エム・フアウ・エレクトロ‐メカニツシエ・フエルズーフスアンシユタルト・マツクス・グルンデイツヒ・ホルレント・シユテイッフトウング・ウント・コンパニー・コマンデイトゲゼルシヤフト ビデオレコーダー用の篩形フィルタ
JPH0251489U (fr) * 1988-10-06 1990-04-11
JPH03226094A (ja) * 1990-01-30 1991-10-07 Victor Co Of Japan Ltd クロストークキャンセル回路
JPH0799671A (ja) * 1993-06-25 1995-04-11 Hitachi Ltd Ｖｔｒ用信号処理回路

Similar Documents

Publication Publication Date Title
US5003403A (en) Recording apparatus
JP3323611B2 (ja) Ｖｔｒ用周波数変換装置
US4991026A (en) Chrominance signal reproducing apparatus for video tape recorder
EP0360230B1 (fr) Circuit de traitement du signal de chrominance et magnétoscope avec un tel circuit
WO1998019464A1 (fr) Systeme utilisant un processeur de signaux pour magnetoscope video a bande
JPH0732492B2 (ja) 映像信号記録再生装置
EP0865213B1 (fr) Circuit de traitement de signal VTR
KR100236878B1 (ko) 주파수신호처리회로
JP3435446B2 (ja) Ｖｔｒ用信号処理回路
JPS605675Y2 (ja) Ｐａｌ方式カラ−映像信号再生装置
JPH05130644A (ja) 画像処理用半導体集積回路装置
JPS63226192A (ja) 色信号処理装置
JP3214054B2 (ja) カメラ一体型記録装置
JPS5849073B2 (ja) 時間軸変動補正装置
JPS6132876B2 (fr)
JPS6313631B2 (fr)
JPS6359597B2 (fr)
JPS594276A (ja) 映像信号記録再生システム
JPH0722417B2 (ja) 時間軸誤差補正装置
JPH0564230A (ja) 磁気録画再生装置
JPH0785591B2 (ja) カラ−映像信号の再生装置
JPS6239998A (ja) ビデオ信号再生装置
JPH05207513A (ja) カラー映像信号の記録装置
JPH0326088A (ja) 磁気記録再生装置
JPH078053B2 (ja) カラ−ビデオ信号再生装置

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN JP KR US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase