WO1997030358A1 - Procede et dispositif d'erreur de centrage au cours du test electrique de cartes de circuits imprimes - Google Patents

Procede et dispositif d'erreur de centrage au cours du test electrique de cartes de circuits imprimes Download PDF

Info

Publication number
WO1997030358A1
WO1997030358A1 PCT/EP1997/000354 EP9700354W WO9730358A1 WO 1997030358 A1 WO1997030358 A1 WO 1997030358A1 EP 9700354 W EP9700354 W EP 9700354W WO 9730358 A1 WO9730358 A1 WO 9730358A1
Authority
WO
WIPO (PCT)
Prior art keywords
printed circuit
circuit board
centring
holes
fixture
Prior art date
Application number
PCT/EP1997/000354
Other languages
English (en)
Inventor
Gianpaolo Antonello
Graziano Bagioni
Original Assignee
Circuit Line S.P.A.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Circuit Line S.P.A. filed Critical Circuit Line S.P.A.
Priority to AU15456/97A priority Critical patent/AU1545697A/en
Publication of WO1997030358A1 publication Critical patent/WO1997030358A1/fr

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02—General constructional details
    • G01R1/06—Measuring leads; Measuring probes
    • G01R1/067—Measuring probes
    • G01R1/073—Multiple probes

Definitions

  • the present invention relates to a method and device for eliminating the centring error during electrical testing of printed circuit boards.
  • PCB printed circuit board
  • an adapting element is introduced (adapter or fixture) which allows the circuit points to be brought to the grid contacts.
  • the fixture is a customized element whose configuration depends upon the printed circuit board that is to be tested, and also has a plurality of pins that make an electrical connection between the corresponding contacts of the constant pitch grid and the points on the printed circuit board to be tested.
  • the fixture is constructed on the basis of the rated construction data of the PCB (Gerber data and perforation data).
  • the fixture represents a "rated" PCB.
  • the printed circuit leaving the production line can have some problems of alignment between the holes made in it and the circuit pattern.
  • the metallized holes are tested by means of pins with a tapered head. This leads to a sort of automatic centring and "return" of the PCB to the position required by the fixture.
  • test pins that operate on the connecting pads for surface mounting components, since they work on a surface and not on a hole, cannot carry out the sort of self-centring that is possible with through holes.
  • a printed circuit board 1 is shown under testing.
  • the reference numeral 2 indicates a PCB centring pin on a mechanical locator, particularly a hole 3 made in the PCB
  • 4 indicates a test pin with a tapered head that acts in a metallized hole 5 in the PCB
  • 6 indicates a test pin that acts on a pad 7.
  • a misalignment may occur between the mechanical holes 3, used for centring, and the pattern of the circuit, consisting of the pads 7 and the nets made on the PCB, a situation which becomes particularly critical for surface mounting components.
  • a misalignment causes the PCB drawn by the centring pins 2 of the fixture to be in a position that does not correspond to the "rated" position, which can result in a lack of contact between some or all test pins 6 and the corresponding pads 7 of the printed circuit board.
  • the aim of the invention is to eliminate the above drawbacks, providing a method and relative device for elimination of the centring error during electrical testing of printed circuit boards, which does not require any additional component during the testing.
  • any lack of alignment between the pattern of the printed circuit and its centring holes is corrected by using at least two additional centring holes which are made in a position relative to the pattern of the circuit that is acquired by means of suitable vision systems.
  • holes can be new holes, and thus additional to those already designed on the PCB, or they can be a re-work of already existing holes, the making of which involves a shift in the centre of the hole and is carried out once and for all in the perforation station, so that they are in the correct position with respect to the circuit pattern.
  • Re-working of the existing holes offers the advantage of having to carry out operations on the circuit only if an actual alignment error between the holes and the pattern is detected in the measurement station.
  • Figure 1 schematically shows the printed circuit board during testing
  • Figure 2 shows a possible flow diagram illustrating the method for eliminating the centring error during electrical testing of printed circuit boards according to the invention.
  • Figure 1 shows a printed circuit board 1 with mechanical holes 3 for centring pins 2, metallized holes 5 for test pins 4 and pads 7 for test pins 6.
  • the required holes are then made (block 40 of Figure 2), preferably in parallel.
  • the mechanical holes 3 for the centring pins of the circuit 1 can be holes made anew, that is to say additional holes to those already designed on PCB 1, made in the perforation station 10.
  • said holes 3 can be made, in a smaller size, together with the metallized holes 5 during production of the PCB, and then re-worked in the perforation station 10, to take up their final position, which is correct with respect to the circuit
  • a mixed solution can also be foreseen, that is re-working of an existing hole and perforation of at least one new hole.
  • centring of the PCB can also be carried out in another way, for example on the edges of the PCB itself: in this case the edge of the PCB will be suitably milled, for example, in the perforation station 10 to eliminate any misalignment.
  • the invention proposes a solution for correction of the alignment error also in the event of a double test, that is a simultaneous test on both sides of the printed circuit board, by carrying out a regulation between the upper fixture and the circuit.
  • the upper fixture is normally centred by means of centring pins to the lower fixture.
  • a system of actuators which act directly on said relative centring pins, through shifting of a plane which supports said pins.
  • the shifting information is recorded by the perforation station, in the same measurement cycle. This means using a further vision system, which moves integrally with the perforation motors. In this way, the reference is ensured.
  • the processed shifting data is then passed to the machine actuators present on the upper fixture.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Containers And Packaging Bodies Having A Special Means To Remove Contents (AREA)
  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)

Abstract

L'invention concerne un procédé et un dispositif d'élimination d'erreur de centrage au cours du test de cartes de circuits imprimés. Des systèmes connus, différents, dans lesquels un dispositif supplémentaire, généralement au moins une plaque mobile, agit sur les broches de centrage de la carte de circuit, sont utilisés pour éliminer tout défaut d'alignement entre les perforations mécaniques et le motif du circuit. L'invention propose d'effectuer les perforations mécaniques avant de tester le circuit en fonction des mesures de la position du motif du circuit.
PCT/EP1997/000354 1996-02-13 1997-01-27 Procede et dispositif d'erreur de centrage au cours du test electrique de cartes de circuits imprimes WO1997030358A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU15456/97A AU1545697A (en) 1996-02-13 1997-01-27 Method and device for eliminating the centring error during electrical testing of printed circuit boards

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
IT96MI000273A IT1282617B1 (it) 1996-02-13 1996-02-13 Metodo e dispositivo per l'eliminazione dell'errore di centraggio nella fase di test elettrico di circuiti stampati
ITMI96A000273 1996-02-13

Publications (1)

Publication Number Publication Date
WO1997030358A1 true WO1997030358A1 (fr) 1997-08-21

Family

ID=11373257

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP1997/000354 WO1997030358A1 (fr) 1996-02-13 1997-01-27 Procede et dispositif d'erreur de centrage au cours du test electrique de cartes de circuits imprimes

Country Status (3)

Country Link
AU (1) AU1545697A (fr)
IT (1) IT1282617B1 (fr)
WO (1) WO1997030358A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1111397A2 (fr) * 1999-12-21 2001-06-27 Infineon Technologies AG Dispositif pour tester des pouces avec un circuit intégré
CN102435798A (zh) * 2011-10-14 2012-05-02 日月光半导体制造股份有限公司 探针卡与测试方法
CN103134961A (zh) * 2011-11-25 2013-06-05 南茂科技股份有限公司 探针卡

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4208675A (en) * 1978-03-20 1980-06-17 Agence Nationale De Valorization De La Recherche (Anvar) Method and apparatus for positioning an object
FR2505127A1 (fr) * 1981-04-30 1982-11-05 Moskovic Jacques Procede de reperage de trous de centrage dans la fabrication des circuits imprimes et machine mettant en oeuvre ce procede
EP0213975A1 (fr) * 1985-06-25 1987-03-11 Up Systems Procédé et dispositif automatiques de correction de programmes d'usinage pour machines à commande numérique, en référence avec un plan de référence métrologique
WO1995023340A1 (fr) * 1994-02-28 1995-08-31 Mania Gmbh & Co. Dispositif d'essai des plaquettes de circuits imprimes dote d'un adaptateur d'essai, et procede de reglage de celui-ci
EP0715174A2 (fr) * 1994-11-30 1996-06-05 Circuit Line S.P.A. Méthode et appareil pour charger et décharger automatiquement des plaques de circuits intégrés

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4208675A (en) * 1978-03-20 1980-06-17 Agence Nationale De Valorization De La Recherche (Anvar) Method and apparatus for positioning an object
FR2505127A1 (fr) * 1981-04-30 1982-11-05 Moskovic Jacques Procede de reperage de trous de centrage dans la fabrication des circuits imprimes et machine mettant en oeuvre ce procede
EP0213975A1 (fr) * 1985-06-25 1987-03-11 Up Systems Procédé et dispositif automatiques de correction de programmes d'usinage pour machines à commande numérique, en référence avec un plan de référence métrologique
WO1995023340A1 (fr) * 1994-02-28 1995-08-31 Mania Gmbh & Co. Dispositif d'essai des plaquettes de circuits imprimes dote d'un adaptateur d'essai, et procede de reglage de celui-ci
EP0715174A2 (fr) * 1994-11-30 1996-06-05 Circuit Line S.P.A. Méthode et appareil pour charger et décharger automatiquement des plaques de circuits intégrés

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1111397A2 (fr) * 1999-12-21 2001-06-27 Infineon Technologies AG Dispositif pour tester des pouces avec un circuit intégré
DE19961791A1 (de) * 1999-12-21 2001-07-12 Infineon Technologies Ag Anordnung zum Testen von Chips mittels einer gedruckten Schaltungsplatte
DE19961791C2 (de) * 1999-12-21 2002-11-28 Infineon Technologies Ag Anordnung zum Testen von Chips mittels einer gedruckten Schaltungsplatte
EP1111397A3 (fr) * 1999-12-21 2003-06-25 Infineon Technologies AG Dispositif pour tester des pouces avec un circuit intégré
KR100720788B1 (ko) * 1999-12-21 2007-05-22 인피니언 테크놀로지스 아게 인쇄 회로 기판을 이용해 칩을 테스트하기 위한 장치
CN102435798A (zh) * 2011-10-14 2012-05-02 日月光半导体制造股份有限公司 探针卡与测试方法
CN103134961A (zh) * 2011-11-25 2013-06-05 南茂科技股份有限公司 探针卡

Also Published As

Publication number Publication date
ITMI960273A1 (it) 1997-08-13
ITMI960273A0 (fr) 1996-02-13
AU1545697A (en) 1997-09-02
IT1282617B1 (it) 1998-03-31

Similar Documents

Publication Publication Date Title
US7847567B2 (en) Verifying a printed circuit board manufacturing process prior to electrical intercoupling
US5198756A (en) Test fixture wiring integrity verification device
JP2710567B2 (ja) プリント回路基板のテスタと方法
US5150041A (en) Optically alignable printed circuit board test fixture apparatus and associated methods
US3824462A (en) Device for testing printed circuit boards
CA2221404C (fr) Methode et dispositif permettant de corriger le mauvais alignement d'aiguilles de test par rapport a des points de tests pendant des tests electriques de circuits imprimes, en particulier pendant des tests multiples
US5654646A (en) Apparatus for testing printed circuit boards
WO1997030358A1 (fr) Procede et dispositif d'erreur de centrage au cours du test electrique de cartes de circuits imprimes
US5263240A (en) Method of manufacturing printed wiring boards for motors
US20030134540A1 (en) Apparatus and methods for ensuring alignment of connectors to a printed circuit board
GB2156532A (en) Apparatus for testing a printed circuit board
KR102451715B1 (ko) Atm용 pcb 기능검사장치
KR100320075B1 (ko) 시험장치
JPH0722787A (ja) 電子部品実装設備
JP3222598B2 (ja) 狭小部品実装プリント配線基板ユニット検査システム
KR20110124638A (ko) 4 단자 방식의 인쇄회로기판 검사방법
JP3088146B2 (ja) 基板検査方法及び該方法に用いる基板
JPS6181690A (ja) プリント基板及びこのプリント基板の自動識別装置
JPH0749821Y2 (ja) プリント回路板装置
JP6915940B2 (ja) テストポイントを有する印刷回路基板の製造方法およびこれにより製造される印刷回路基板
JPH02137390A (ja) 印刷配線板ユニットの製造方法
Field et al. SMD placement using machine vision
JP2647209B2 (ja) 電気回路の試験方法
KR0176519B1 (ko) Qep, ic의 검사 장치 및 검사 방법
JP2001298244A (ja) 半導体装置実装用プリント基板

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE HU IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TR TT UA UG US UZ VN AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: JP

Ref document number: 97528922

Format of ref document f/p: F

NENP Non-entry into the national phase

Ref country code: CA

122 Ep: pct application non-entry in european phase