US8099619B2 - Voltage regulator with drive override - Google Patents

Voltage regulator with drive override Download PDF

Info

Publication number
US8099619B2
US8099619B2 US11/540,075 US54007506A US8099619B2 US 8099619 B2 US8099619 B2 US 8099619B2 US 54007506 A US54007506 A US 54007506A US 8099619 B2 US8099619 B2 US 8099619B2
Authority
US
United States
Prior art keywords
clock
voltage regulator
core
signal
drive signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/540,075
Other languages
English (en)
Other versions
US20080082839A1 (en
Inventor
Ted Dibene
Tomm Aldridge
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to US11/540,075 priority Critical patent/US8099619B2/en
Priority to JP2009525665A priority patent/JP5330995B2/ja
Priority to CN2007800353139A priority patent/CN101517507B/zh
Priority to DE112007002129T priority patent/DE112007002129B4/de
Priority to PCT/US2007/020622 priority patent/WO2008042149A1/en
Priority to KR1020097006156A priority patent/KR101172124B1/ko
Priority to TW096135925A priority patent/TWI355573B/zh
Publication of US20080082839A1 publication Critical patent/US20080082839A1/en
Assigned to INTEL CORPORATION reassignment INTEL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ALDRIDGE, TOMM, DIBENE II, JOSEPH T.
Priority to US13/316,645 priority patent/US8930741B2/en
Application granted granted Critical
Publication of US8099619B2 publication Critical patent/US8099619B2/en
Priority to JP2012086253A priority patent/JP2012142019A/ja
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1584—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load with a plurality of power processing stages connected in parallel

Definitions

  • Integrated circuits such as microprocessors are becoming more complex, operating under tighter performance parameters and at the same time being asked to operate; more efficiently under tighter performance parameters. They are typically powered by one or more voltage regulator (VR) circuits that provide a regulated supply voltage. Because a microprocessor's load demand can vary dramatically and quickly, it can be challenging to provide VR solutions that are capable of providing adequate supplies in such environments. Accordingly, improved VR solutions may be desired.
  • VR voltage regulator
  • FIG. 1 is a block diagram of a multi-core microprocessor system with an associated VR system in accordance with some embodiments.
  • FIG. 2 is cross-sectional view of a microprocessor integrated circuit package in accordance with some embodiments.
  • FIG. 3 is a schematic diagram of a voltage regulator circuit with a clock override cap ability in accordance with some embodiments.
  • FIG. 4 is a block diagram of a computer system having a multi-core microprocessor coupled to an integrated voltage regulator in accordance with some embodiments.
  • a functional block such as a microprocessor core having an associated clock signal is powered by at least one switching-type voltage regulator.
  • the associated clock is provided to drive the at least one regulator switches, overriding their normal drive signal, which has a lower frequency.
  • the switches are driven at a higher frequency sufficiently prior to (e.g., just ahead of) the load change to reduce the amount of droop that would otherwise occur.
  • FIG. 1 generally shows a multi-core microprocessor with an integrated voltage regulator (IVR) system having voltage regulators with clock override capabilities in accordance with some embodiments.
  • the microprocessor comprises four domain cores ( 104 A to 104 D) coupled to a common multi-core master controller 102 to perform different supervisory tasks such as work load allocation, environment management and the like.
  • the domain cores 104 and master controller 102 are part of a common microprocessor die.
  • the depicted voltage regulator system comprises four domain VR sub-systems (domain VRs 114 A to 114 D), one for each domain core 104 , and a master controller 112 coupled to each of the domain VRs.
  • Each of the domain VRs 114 is coupled to an associated domain core 104 to provide it with a regulated supply voltage VCC and to receive from it a core clock signal (CLK) and an override control signal (CTRL).
  • CLK core clock signal
  • CTRL override control signal
  • domain VRs 114 A provides to domain core 104 A a supply voltage VCC A and receives from it a clock signal CLK A and override control signal CTRL A .
  • the override control signals could come from the Master Controller or from some other source, aware, either directly or indirectly, of an impending load change that would cause a droop on a voltage regulator domain.
  • Each of the domain VRs 114 comprises one or more separate voltage regulators selectably coupled together so that different VR combinations can be engaged to selectably provide different current levels depending upon load demand.
  • one of the domain VRs might actually comprise eight separate VRs, each with a current capability of 3 Amps, coupled together in parallel to provide from 0 to 24 Amps depending on the needs of its domain core load.
  • the separate VRs may be coupled together or they may be distributed about the core to be coupled to a supply rail at different locations, e.g., spread evenly across a core.
  • the domain VRs 114 are part of a common integrated VR (IVR) die separate from the multi-core processor die containing domain cores 104 .
  • IVR integrated VR
  • the voltage regulators and domain cores or associated domain VRs and cores may be on the same chip or on different combinations of chips.
  • a cross-sectional view of a multi-core microprocessor integrated circuit (IC) package is shown. It comprises an integrated voltage regulator (IVR) die 202 and a multi-core microprocessor die 204 .
  • the IVR die 202 is embedded within a package substrate 201 , while the microprocessor die is mounted to the substrate 201 and against the IVR die 202 for efficient signal conductivity.
  • the dies may or may not actually contact one another. They may have one or more other materials sandwiched between them throughout some or all of their abutting surface portions. Such materials could be used for structural stability, heat transfer purposes, or the like.
  • the IVR die 202 may comprise one or more domain VRs, while the microprocessor die 204 may comprise one or more domain cores, as described above.
  • circuit elements for VR domains can be disposed more proximal to their associated domain core elements. This can allow for sufficient conductive paths (e.g., via solder bumps or other contacts) to conduct relatively large amounts of current to the domain cores.
  • any suitable package configuration using one or more dies to implement the domain cores and VRs may be implemented and are within the scope of the present invention.
  • the IVR die could be “atop” the microprocessor die instead of “below” it. Alternatively it could be next to it, partially against it, or they could be part of the same die.
  • Voltage regulator 300 is a multi-phase (N-phase) switching regulator with N switch (S 1 to S N ) sections and N output sections comprising inductors L 1 to L N , coupled together at a common output (VCC) at decoupling capacitor C.
  • the switches (S 1 to S N ) are shown generally for simplicity and may comprise any suitable circuit elements such as driver devices and push, pull, or push-pull configured transistors, as are well known in the art.
  • inductors L 1 to LN may comprise any suitable combination of inductors and/or transformers, coupled, at least to some degree, together for improved efficiency. For example, in some embodiments, they may be implemented with inductors coupled together with magnetic material fabricated within the IVR die housing VR 300 .
  • Voltage regulator 300 also comprises VR controller 302 , core clock driver 304 , synchronizer circuits 306 1 to 306 N , and 2:1 multiplexers 308 1 to 308 N , coupled together as indicated.
  • the VR controller 302 receives a clock signal (VR CLK) and produces from it N drive signals ( ⁇ 1 to ⁇ N) appropriately phase-shifted from one another to drive switches S 1 to S N to generate the regulated output voltage VCC.
  • the VR clock signal may be a conventional clock signal with a suitable frequency (e.g., in the range of from 10 MHz. to 250 MHz.) for the efficient generation of VCC.
  • the drive signals will typically have the same frequency as that of VR CLK but this is not required, e.g., they may be derived from a divided or multiplied version of VR CLK.
  • VR controller 302 controls the duty cycles of the drive signals to increase or lower the amount of current provided to the load in order to regulate VCC.
  • the separate drive signals are each provided to an associated synchronizer circuit 306 i , which also receives a core clock (Core CLK) signal from an associated core (e.g., the core being powered by the voltage regulator 300 ).
  • Core CLK core clock
  • the frequency of the Core CLK signal will typically be greater than the frequency (or frequencies) of the drive signals, e.g., from 4 to 20 times greater.
  • Each synchronizer circuit 306 i synchronizes the edges of its incoming drive and core clock signal and provides as outputs first and second in-phase drive signals (D C and D V ) but with the frequency of Di C being greater than Di V .
  • the synchronizer circuits 306 may be formed from any suitable combination of circuit elements including but not limited to phase locked loops, delay locked loops, logic gates and the like.
  • the drive signals (Di C , Di V ) from each synchronizer circuit are fed into a an associated 2:1 multiplexer 308 i, whose output is then provided to an associated one of the switches S i .
  • a control signal (CTRL), e.g., from the associated core is also provided to each multiplexer 308 serving as the control to select either the D V drive signal or faster D C drive signal.
  • CTRL control signal
  • the core clock signal may not necessarily be provided to its synchronizer at all times. For example, it could be gated and disabled under appropriate conditions to save power. In this case, the synchronizer should then have appropriate circuitry to pass the drive signal through to its associated multiplexer, or equivalent, even if the core clock is not being applied.
  • the slower D V drive signals are normally selected for steady-state operation and operate in accordance with known techniques and methodologies.
  • the core control signal normally controls the multiplexers to select the D V drive signals.
  • the core control signal causes the multiplexers to select the core drive signals (D C ) instead of the slower VR drive signals (D V ).
  • the faster core clock drive are activated for an amount of time that is sufficiently long to thwart an unreasonable droop in VCC but sufficiently short to avoid instability.
  • the core clock drive signals are activated only for load changes that are sufficient to cause an unreasonable droop. That is, it is not engaged for minor load changes.
  • the control signal may come from a source other than from a core processor. For example, it could come from a controller, aware that the load on the voltage regulator is about to increase.
  • the depicted system generally comprises a multi-core processor 402 that is coupled to a integrated voltage regulator 404 , and memory 406 .
  • the processor 402 and IVR 404 may be configured as discussed above.
  • the computer system could be implemented in different forms. That is, it could be implemented in a single chip module, a circuit board, or a chassis having multiple circuit boards. Similarly, it could constitute one or more complete computers or alternatively, it could constitute a component useful within a computing system.
  • IC semiconductor integrated circuit
  • PDA programmable logic arrays

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • General Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Electromagnetism (AREA)
  • Dc-Dc Converters (AREA)
  • Power Sources (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Microcomputers (AREA)
US11/540,075 2006-09-28 2006-09-28 Voltage regulator with drive override Active 2029-07-03 US8099619B2 (en)

Priority Applications (9)

Application Number Priority Date Filing Date Title
US11/540,075 US8099619B2 (en) 2006-09-28 2006-09-28 Voltage regulator with drive override
CN2007800353139A CN101517507B (zh) 2006-09-28 2007-09-24 带有驱动超驰的电压调节器
DE112007002129T DE112007002129B4 (de) 2006-09-28 2007-09-24 Spannungsregler mit Ansteuerungsübersteuerung
PCT/US2007/020622 WO2008042149A1 (en) 2006-09-28 2007-09-24 Voltage regulator with drive override
KR1020097006156A KR101172124B1 (ko) 2006-09-28 2007-09-24 구동 오버라이드를 갖는 전압 조정기 장치 및 시스템
JP2009525665A JP5330995B2 (ja) 2006-09-28 2007-09-24 駆動オーバーライドを備えた電圧レギュレータ
TW096135925A TWI355573B (en) 2006-09-28 2007-09-27 Voltage regulator with drive override
US13/316,645 US8930741B2 (en) 2006-09-28 2011-12-12 Voltage regulator with drive override
JP2012086253A JP2012142019A (ja) 2006-09-28 2012-04-05 駆動オーバーライドを備えた電圧レギュレータ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/540,075 US8099619B2 (en) 2006-09-28 2006-09-28 Voltage regulator with drive override

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/316,645 Continuation US8930741B2 (en) 2006-09-28 2011-12-12 Voltage regulator with drive override

Publications (2)

Publication Number Publication Date
US20080082839A1 US20080082839A1 (en) 2008-04-03
US8099619B2 true US8099619B2 (en) 2012-01-17

Family

ID=39262416

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/540,075 Active 2029-07-03 US8099619B2 (en) 2006-09-28 2006-09-28 Voltage regulator with drive override
US13/316,645 Expired - Fee Related US8930741B2 (en) 2006-09-28 2011-12-12 Voltage regulator with drive override

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/316,645 Expired - Fee Related US8930741B2 (en) 2006-09-28 2011-12-12 Voltage regulator with drive override

Country Status (7)

Country Link
US (2) US8099619B2 (de)
JP (2) JP5330995B2 (de)
KR (1) KR101172124B1 (de)
CN (1) CN101517507B (de)
DE (1) DE112007002129B4 (de)
TW (1) TWI355573B (de)
WO (1) WO2008042149A1 (de)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120084588A1 (en) * 2006-09-28 2012-04-05 Ted Dibene Voltage regulator with drive override
US8738195B2 (en) 2010-09-21 2014-05-27 Intel Corporation Inferencing energy usage from voltage droop
US9141421B2 (en) 2012-12-04 2015-09-22 International Business Machines Corporation Reducing power grid noise in a processor while minimizing performance loss
US20160254745A1 (en) * 2015-02-26 2016-09-01 Altera Corporation Packaged integrated circuit including a switch-mode regulator and method of forming the same
US20160315532A1 (en) * 2013-03-01 2016-10-27 Intel Corporation Apparatus for starting up switching voltage regulator
US11353914B2 (en) * 2020-03-18 2022-06-07 Intel Corporation Workload based adaptive voltage and frequency control apparatus and method

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4946357B2 (ja) * 2006-11-01 2012-06-06 横河電機株式会社 電源装置
US7949887B2 (en) * 2006-11-01 2011-05-24 Intel Corporation Independent power control of processing cores
US8397090B2 (en) * 2006-12-08 2013-03-12 Intel Corporation Operating integrated circuit logic blocks at independent voltages with single voltage supply
US20090085552A1 (en) * 2007-09-29 2009-04-02 Olivier Franza Power management using dynamic embedded power gate domains
US8063618B2 (en) 2007-12-31 2011-11-22 Intel Corporation Supply voltage control based at least in part on power state of integrated circuit
US8417986B2 (en) * 2009-12-23 2013-04-09 Intel Corporation Time negotiation using serial voltage identification communication
CN103890681B (zh) * 2011-10-01 2015-12-16 英特尔公司 电压调节器、电子设备及为电子设备供电的方法
EP2911055A4 (de) * 2012-10-18 2016-01-20 Toyota Motor Co Ltd Parallele computervorrichtung
EP2811367A1 (de) * 2013-06-04 2014-12-10 Ericsson Modems SA Verfahren zur Steuerung des Antriebs einer mobilen Plattform
US9645598B2 (en) * 2014-07-14 2017-05-09 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Controlling distributed power stages responsive to the activity level of functions in an integrated circuit
US9600062B2 (en) * 2015-04-09 2017-03-21 Intel Corporation Single capacitor multi-phase three-level buck voltage regulator
US9658666B1 (en) * 2015-12-18 2017-05-23 Intel Corporation Dynamic capacitor modulated voltage regulator
WO2017212900A1 (ja) * 2016-06-09 2017-12-14 株式会社村田製作所 電圧変換器、電圧変換器の製造方法および半導体装置
JP6772053B2 (ja) * 2016-12-26 2020-10-21 株式会社京三製作所 電源装置、及び電源装置の制御方法
US10243456B2 (en) 2017-06-02 2019-03-26 Nxp Usa, Inc. Voltage regulator with load current prediction and method therefor
WO2023172928A1 (en) * 2022-03-07 2023-09-14 Microchip Technology Incorporated Providing timing signals to gate drivers of a converter

Citations (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5324996A (en) 1993-02-16 1994-06-28 Ast Research, Inc. Floating fault tolerant input buffer circuit
KR960012676A (ko) 1994-09-16 1996-04-20 사또 후미오 스위칭 소자를 사용한 마이크로 전원 장치
US5559553A (en) 1994-10-28 1996-09-24 Eastman Kodak Company Clock control circuit with independent timing adjustments for image sensing devices
JPH0973326A (ja) 1995-09-05 1997-03-18 Hitachi Ltd 電源回路装置及びこの電源回路装置を内蔵したマイクロプロセッサ
KR19980015556A (ko) 1996-08-22 1998-05-25 김광호 전자제품의 마이컴으로의 전원공급 제어회로 및 전원공급 제어방법
US6152613A (en) 1994-07-08 2000-11-28 California Institute Of Technology Circuit implementations for asynchronous processors
US6184753B1 (en) 1997-12-15 2001-02-06 Mitsubishi Denki Kabushiki Kaisha Clock delay circuitry producing clock delays less than the shortest delay element
US6243784B1 (en) 1996-06-28 2001-06-05 Lsi Logic Corporation Method and apparatus for providing precise circuit delays
US6388432B2 (en) 1999-12-15 2002-05-14 Nec Corporation CPU core voltage switching circuit
US20020087896A1 (en) 2000-12-29 2002-07-04 Cline Leslie E. Processor performance state control
US6445230B1 (en) 2000-12-29 2002-09-03 Intel Corporation Programmable digital phase lock loop
US20020144163A1 (en) 2000-10-10 2002-10-03 Ryan Goodfellow System and method for highly phased power regulation using adaptive compensation control
US6580597B2 (en) 2001-08-27 2003-06-17 Hitachi, Ltd. Voltage regulator module for micro processor and CPO using a super capacitor
US20030112038A1 (en) 2001-12-18 2003-06-19 Samuel Naffziger Adapting vlsi clocking to short term voltage transients
US20030160597A1 (en) * 2002-02-25 2003-08-28 Lilly Huang Variable switching frequency voltage regulator to optimize power loss
US6643499B1 (en) 1999-12-22 2003-11-04 Texas Instruments Incorporated Apparatus and method for controlling a phase-locked loop circuit
US20030227335A1 (en) 2002-06-11 2003-12-11 Hirofumi Ebihara Clock modulating circuit
US6677736B1 (en) * 2001-09-28 2004-01-13 Itt Manufacturing Enterprises, Inc. Energy recovery system for droop compensation circuitry
US20040119521A1 (en) 2002-12-20 2004-06-24 Kurd Nasser A. Adaptive frequency clock signal
US20040125517A1 (en) * 2002-12-31 2004-07-01 Intel Corporation CPU surge reduction and protection
US6804793B2 (en) 2001-03-16 2004-10-12 Hewlett-Packard Development Company, L.P. Manipulating an integrated circuit clock in response to early detection of an operation known to trigger an internal disturbance
US20040221182A1 (en) 2003-04-30 2004-11-04 Runsheng He Pre-emptive power supply control system and method
US6828848B2 (en) 2002-08-20 2004-12-07 Samsung Electronics Co., Ltd. Integrated circuit device capable of optimizing operating performance according to consumed power
US20040257048A1 (en) 2003-06-17 2004-12-23 Dell Products L.P. Smart vrm to extend the battery life
US6876239B2 (en) 2001-07-11 2005-04-05 Micron Technology, Inc. Delay locked loop “ACTIVE command” reactor
JP2005128902A (ja) 2003-10-27 2005-05-19 Renesas Technology Corp 半導体回路デバイス及びデータ処理システム
WO2005079486A2 (en) 2004-02-19 2005-09-01 International Rectifier Corporation Dc-dc regulator with switching frequency responsive to load
US6978388B1 (en) 2002-01-18 2005-12-20 Apple Computer, Inc. Method and apparatus for managing a power load change in a system
US20070002593A1 (en) 2005-06-30 2007-01-04 Dinh James S Isolated DCX converter
US20070013080A1 (en) 2005-06-29 2007-01-18 Intel Corporation Voltage regulators and systems containing same
US7225349B2 (en) 2003-07-25 2007-05-29 Intel Corporation Power supply voltage droop compensated clock modulation for microprocessors
US7245113B2 (en) * 2004-05-21 2007-07-17 Intersil Corporation High light load efficiency synchronous buck regulator with pulse skipping control
US20080002312A1 (en) 2006-06-30 2008-01-03 Ted Dibene Methods and arrangements for generating a control signal for a power converter
WO2008042149A1 (en) 2006-09-28 2008-04-10 Intel Corporation Voltage regulator with drive override
US7421604B1 (en) * 2005-07-25 2008-09-02 Nvidia Corporation Advanced voltage regulation using feed-forward load information
US7441137B1 (en) * 2005-07-25 2008-10-21 Nvidia Corporation Voltage regulator with internal controls for adjusting output based on feed-forward load information

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0734651B2 (ja) * 1988-08-17 1995-04-12 株式会社村田製作所 スイッチングコンバータ
JPH04222455A (ja) * 1990-12-20 1992-08-12 Nec Corp インタフェース回路
JPH0662562A (ja) * 1992-08-04 1994-03-04 Nec Ic Microcomput Syst Ltd チャージポンプ回路
JP3139879B2 (ja) * 1993-04-22 2001-03-05 株式会社東芝 電源電圧変換回路
CN1161754A (zh) * 1994-10-07 1997-10-08 艾鲁奈克斯技术公司 一种用于中央处理器的改进的可变电压调节器
US5554925A (en) 1994-12-01 1996-09-10 Seiko Instruments Inc. Pulse duration modulator and pulse duration modulation type switching power source
JPH0970620A (ja) 1995-09-06 1997-03-18 Matsushita Electric Ind Co Ltd 板材鋭角曲げ加工方法
US5747976A (en) * 1996-03-26 1998-05-05 Raytheon Company Constant on-time architecture for switching regulators
JPH10271883A (ja) * 1997-03-26 1998-10-09 Fujitsu General Ltd ブラシレスモータの制御方法およびその装置
JPH11146302A (ja) * 1997-11-07 1999-05-28 Matsushita Electric Ind Co Ltd スイッチング電源出力の二次側出力電圧補正回路
JP4222455B2 (ja) 1998-09-18 2009-02-12 清水化学株式会社 速乾性手指消毒殺菌剤
JP2000270540A (ja) * 1999-03-15 2000-09-29 Texas Instr Japan Ltd 電圧供給回路
JP2001202155A (ja) 2000-01-18 2001-07-27 Hitachi Ltd 低消費電力処理装置
US6473280B1 (en) * 2000-10-12 2002-10-29 Analog Devices, Inc. Switching voltage regulator failure detection circuit and method
TWI275232B (en) * 2002-04-25 2007-03-01 Quanta Comp Inc Dual frequency pulse-width-modulation voltage regulation device
US7046528B2 (en) * 2002-12-31 2006-05-16 Intel Corporation Load-dependent variable frequency voltage regulator
JP4231708B2 (ja) 2003-02-25 2009-03-04 株式会社リコー レギュレータ内蔵型半導体装置
JP2004260933A (ja) 2003-02-26 2004-09-16 Matsushita Electric Ind Co Ltd 電源システム
JP2004328837A (ja) 2003-04-22 2004-11-18 Noritz Corp スイッチング電源回路およびこれを備えたスイッチングレギュレータ
TWI261406B (en) * 2004-07-08 2006-09-01 Analog Integrations Corp Charge pump DC/DC converter with constant-frequency operation
JP2006060918A (ja) 2004-08-20 2006-03-02 Renesas Technology Corp 電子装置

Patent Citations (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5324996A (en) 1993-02-16 1994-06-28 Ast Research, Inc. Floating fault tolerant input buffer circuit
US6152613A (en) 1994-07-08 2000-11-28 California Institute Of Technology Circuit implementations for asynchronous processors
KR960012676A (ko) 1994-09-16 1996-04-20 사또 후미오 스위칭 소자를 사용한 마이크로 전원 장치
US5559553A (en) 1994-10-28 1996-09-24 Eastman Kodak Company Clock control circuit with independent timing adjustments for image sensing devices
JPH0973326A (ja) 1995-09-05 1997-03-18 Hitachi Ltd 電源回路装置及びこの電源回路装置を内蔵したマイクロプロセッサ
US6243784B1 (en) 1996-06-28 2001-06-05 Lsi Logic Corporation Method and apparatus for providing precise circuit delays
KR19980015556A (ko) 1996-08-22 1998-05-25 김광호 전자제품의 마이컴으로의 전원공급 제어회로 및 전원공급 제어방법
KR100208353B1 (ko) 1996-08-22 1999-07-15 윤종용 마이크로 컴퓨터의 전원회로 및 그 전원공급 제어방법
US6184753B1 (en) 1997-12-15 2001-02-06 Mitsubishi Denki Kabushiki Kaisha Clock delay circuitry producing clock delays less than the shortest delay element
US6388432B2 (en) 1999-12-15 2002-05-14 Nec Corporation CPU core voltage switching circuit
US6643499B1 (en) 1999-12-22 2003-11-04 Texas Instruments Incorporated Apparatus and method for controlling a phase-locked loop circuit
US20020144163A1 (en) 2000-10-10 2002-10-03 Ryan Goodfellow System and method for highly phased power regulation using adaptive compensation control
US20020087896A1 (en) 2000-12-29 2002-07-04 Cline Leslie E. Processor performance state control
US6445230B1 (en) 2000-12-29 2002-09-03 Intel Corporation Programmable digital phase lock loop
US6804793B2 (en) 2001-03-16 2004-10-12 Hewlett-Packard Development Company, L.P. Manipulating an integrated circuit clock in response to early detection of an operation known to trigger an internal disturbance
US6876239B2 (en) 2001-07-11 2005-04-05 Micron Technology, Inc. Delay locked loop “ACTIVE command” reactor
US6580597B2 (en) 2001-08-27 2003-06-17 Hitachi, Ltd. Voltage regulator module for micro processor and CPO using a super capacitor
US6677736B1 (en) * 2001-09-28 2004-01-13 Itt Manufacturing Enterprises, Inc. Energy recovery system for droop compensation circuitry
US6586971B1 (en) 2001-12-18 2003-07-01 Hewlett-Packard Development Company, L.P. Adapting VLSI clocking to short term voltage transients
US20030112038A1 (en) 2001-12-18 2003-06-19 Samuel Naffziger Adapting vlsi clocking to short term voltage transients
US6978388B1 (en) 2002-01-18 2005-12-20 Apple Computer, Inc. Method and apparatus for managing a power load change in a system
US20030160597A1 (en) * 2002-02-25 2003-08-28 Lilly Huang Variable switching frequency voltage regulator to optimize power loss
US6639391B2 (en) 2002-02-25 2003-10-28 Intel Corporation Variable switching frequency voltage regulator to optimize power loss
US20030227335A1 (en) 2002-06-11 2003-12-11 Hirofumi Ebihara Clock modulating circuit
US6828848B2 (en) 2002-08-20 2004-12-07 Samsung Electronics Co., Ltd. Integrated circuit device capable of optimizing operating performance according to consumed power
US20040119521A1 (en) 2002-12-20 2004-06-24 Kurd Nasser A. Adaptive frequency clock signal
US6922111B2 (en) 2002-12-20 2005-07-26 Intel Corporation Adaptive frequency clock signal
US20040125517A1 (en) * 2002-12-31 2004-07-01 Intel Corporation CPU surge reduction and protection
US20040221182A1 (en) 2003-04-30 2004-11-04 Runsheng He Pre-emptive power supply control system and method
US20040257048A1 (en) 2003-06-17 2004-12-23 Dell Products L.P. Smart vrm to extend the battery life
US7225349B2 (en) 2003-07-25 2007-05-29 Intel Corporation Power supply voltage droop compensated clock modulation for microprocessors
JP2005128902A (ja) 2003-10-27 2005-05-19 Renesas Technology Corp 半導体回路デバイス及びデータ処理システム
US7345461B2 (en) 2003-10-27 2008-03-18 Renesas Technology Corp. Semiconductor circuit device and data processing system
WO2005079486A2 (en) 2004-02-19 2005-09-01 International Rectifier Corporation Dc-dc regulator with switching frequency responsive to load
US7245113B2 (en) * 2004-05-21 2007-07-17 Intersil Corporation High light load efficiency synchronous buck regulator with pulse skipping control
US20070013080A1 (en) 2005-06-29 2007-01-18 Intel Corporation Voltage regulators and systems containing same
US20070002593A1 (en) 2005-06-30 2007-01-04 Dinh James S Isolated DCX converter
US7421604B1 (en) * 2005-07-25 2008-09-02 Nvidia Corporation Advanced voltage regulation using feed-forward load information
US7441137B1 (en) * 2005-07-25 2008-10-21 Nvidia Corporation Voltage regulator with internal controls for adjusting output based on feed-forward load information
US20080002312A1 (en) 2006-06-30 2008-01-03 Ted Dibene Methods and arrangements for generating a control signal for a power converter
WO2008042149A1 (en) 2006-09-28 2008-04-10 Intel Corporation Voltage regulator with drive override

Non-Patent Citations (10)

* Cited by examiner, † Cited by third party
Title
Bodas, Devadatta , et al., "Methods and Apparatus to Manage Platform Power Consumption Using an Application Agent", U.S. Appl. No. 11/618,657, filed Dec. 29, 2006.
International Preliminary Report on Patentability received for PCT Application No. PCT/US2007/020622, mailed on Apr. 9,2009, 6 pages.
International Search Report / Written Opinion for PCT Patent Application No. PCT/US2007/020622, mailed on Mar. 17, 2008, 10 Pages.
Koertzen, Henry W. "Multi-Cell Voltage Regulator", U.S. Appl. No. 11/957,455, filed Dec. 15, 2007.
Office Action received for Chinese Patent Application No. 200780035313.9, mailed on Aug. 31, 2010, 10 pages of Chinese Office Action including 6 pages of English translation.
Office Action received for Chinese Patent Application No. 200780035313.9, mailed on May 13, 2011, 7 pages of Chinese Office Action including 4 pages of English translation.
Office Action received for Japanese Patent Application No. P2009-525665, mailed on May 30, 2011, 4 pages of Japanese Office Action including 2 pages of English translation.
Office Action received for Korean Patent Application No. 2009-7006156 , mailed on Dec. 24, 2010, 3 pages of English translation.
Office Action received for Taiwan Patent Application No. 96135925, mailed on Dec. 6, 2010, 7 pages Taiwan Office Action including 1 page of English translation.
Rodriguez, Jorge, et al. "Systems and Methods for Voltage Regulator Communication", U.S. Appl. No. 11/906,008, filed Sep. 29, 2007.

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120084588A1 (en) * 2006-09-28 2012-04-05 Ted Dibene Voltage regulator with drive override
US8930741B2 (en) * 2006-09-28 2015-01-06 Intel Corporation Voltage regulator with drive override
US8738195B2 (en) 2010-09-21 2014-05-27 Intel Corporation Inferencing energy usage from voltage droop
US9141421B2 (en) 2012-12-04 2015-09-22 International Business Machines Corporation Reducing power grid noise in a processor while minimizing performance loss
US9146772B2 (en) 2012-12-04 2015-09-29 International Business Machines Corporation Reducing power grid noise in a processor while minimizing performance loss
US20160315532A1 (en) * 2013-03-01 2016-10-27 Intel Corporation Apparatus for starting up switching voltage regulator
US9831762B2 (en) * 2013-03-01 2017-11-28 Intel Corporation Apparatus for starting up switching voltage regulator
US20160254745A1 (en) * 2015-02-26 2016-09-01 Altera Corporation Packaged integrated circuit including a switch-mode regulator and method of forming the same
US10103627B2 (en) * 2015-02-26 2018-10-16 Altera Corporation Packaged integrated circuit including a switch-mode regulator and method of forming the same
US11353914B2 (en) * 2020-03-18 2022-06-07 Intel Corporation Workload based adaptive voltage and frequency control apparatus and method

Also Published As

Publication number Publication date
KR20090045947A (ko) 2009-05-08
JP2010502165A (ja) 2010-01-21
WO2008042149A1 (en) 2008-04-10
DE112007002129T5 (de) 2009-07-09
KR101172124B1 (ko) 2012-08-10
CN101517507B (zh) 2012-01-11
US20120084588A1 (en) 2012-04-05
JP2012142019A (ja) 2012-07-26
JP5330995B2 (ja) 2013-10-30
US8930741B2 (en) 2015-01-06
TW200832107A (en) 2008-08-01
TWI355573B (en) 2012-01-01
DE112007002129B4 (de) 2012-10-11
US20080082839A1 (en) 2008-04-03
CN101517507A (zh) 2009-08-26

Similar Documents

Publication Publication Date Title
US8099619B2 (en) Voltage regulator with drive override
US7814343B2 (en) Semiconductor integrated circuit for reducing power consumption and enhancing processing speed
Andersen et al. A 10 W on-chip switched capacitor voltage regulator with feedforward regulation capability for granular microprocessor power delivery
US8760142B2 (en) Multi-cell voltage regulator
US5963023A (en) Power surge management for high performance integrated circuit
US10114399B2 (en) Distributed power delivery scheme for on-die voltage scaling
Vaisband et al. Heterogeneous methodology for energy efficient distribution of on-chip power supplies
US6819537B2 (en) Power regulation system, apparatus, and method for providing regulated power to a microelectronic device
US7948264B2 (en) Systems, methods, and integrated circuits with inrush-limited power islands
US8975776B2 (en) Fast start-up voltage regulator
US7408420B2 (en) Multi mode clock generator
WO2006055557A2 (en) Control of parallel-connected voltage regulators for supplying power to integrated circuit
US20210257317A1 (en) Distributing on chip inductors for monolithic voltage regulation
US20220085718A1 (en) Dual-folded boot-strap based buck-boost converter
US20210167014A1 (en) Apparatus and method to increase effective capacitance with layout staples
US20210152090A1 (en) Stacked buck converter with inductor switching node pre-charge and conduction modulation control
Moghadam et al. Design considerations of monolithically integrated voltage regulators for multicore processors
JP2004157613A (ja) 電源降圧回路

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTEL CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DIBENE II, JOSEPH T.;ALDRIDGE, TOMM;REEL/FRAME:026547/0190

Effective date: 20061103

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12