US6014123A - Graphic system for displaying pixel data on a display unit - Google Patents

Graphic system for displaying pixel data on a display unit Download PDF

Info

Publication number
US6014123A
US6014123A US08/713,225 US71322596A US6014123A US 6014123 A US6014123 A US 6014123A US 71322596 A US71322596 A US 71322596A US 6014123 A US6014123 A US 6014123A
Authority
US
United States
Prior art keywords
data
output
odd
carry signal
latched
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/713,225
Other languages
English (en)
Inventor
Tae-Bo Jung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Display Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: JUNG, TAE-BO
Application granted granted Critical
Publication of US6014123A publication Critical patent/US6014123A/en
Assigned to SAMSUNG DISPLAY CO., LTD. reassignment SAMSUNG DISPLAY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SAMSUNG ELECTRONICS CO., LTD.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/153—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using cathode-ray tubes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/147—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using display panels
    • G06F3/1475—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using display panels with conversion of CRT control signals to flat panel control signals, e.g. adapting the palette memory

Definitions

  • the present invention relates to an extended graphics array (XGA) graphics system, and more particularly, to an XGA graphics system in which data received into a double memory bank is converted into a single memory bank.
  • XGA extended graphics array
  • FIG. 13 is a block diagram showing a structure of a conventional graphics system.
  • a PC-SET 131 is a computer having an XGA graphics card which generates control signals and a data signal, which are for an XGA graphics mode.
  • the control signals are a vertical synchronizing signal (Vsync), a horizontal synchronizing signal (Hsync), a data enable signal (DE), and a main clock (MCLK).
  • the data signal which includes pixel data to be displayed on a screen, is divided into even-number data (IN -- B) and odd-number data (IN -- A) when transmitted.
  • An interface unit (I/F IC) 133 controls three drive units, e.g., a gate drive unit (GATE IC) 137, an up-source drive unit (UP-SOURCE IC) 138, and a down-source drive unit (DOWN-SOURCE IC) 139 according to the control signals and the data signal transmitted from PC-SET 131.
  • Interface unit (I/F IC) 133 transmits IN -- B to up-source drive unit (UP-SOURCE IC) 138 and IN -- A to down-source drive unit (DOWN-SOURCE IC) 139.
  • An LCD panel 135 is driven by gate drive unit (GATE IC) 137, up-source drive unit (UP-SOURCE IC) 138, and down-source drive unit (DOWN-SOURCE IC) 139.
  • FIG. 14 is a view for illustrating operation of the conventional interface unit (I/F IC) 133 of FIG. 13.
  • the even-number data IN -- B is sequentially transmitted to source drive unit (UP-SOURCE IC) 138 through flip-flops 141
  • the odd-number data IN -- A is sequentially transmitted to the down-source drive unit (DOWN-SOURCE IC) 139 through flip-flops 142.
  • the data transmission is synchronized by main clock MCLK.
  • LCD panel 135 is driven by up-source drive unit (UP-SOURCE IC) 138 and down-source drive unit (DOWN-SOURCE IC) 139.
  • the conventional graphics system is appropriate for a circuit which sequentially outputs sequentially received data, but inappropriate for a circuit which temporarily stores the data or outputs the data regardless of order. Also, since the data is processed by main clock MCLK which has a high frequency, the probability of electromagnetic interference is high. Moreover, a great deal of power is consumed due to the many state transitions of main clock MCLK.
  • XGA extended graphics array
  • EMI electromagnetic interference
  • XGA extended graphics array
  • an extended graphics array (XGA) graphics system for displaying pixel data on a display unit in an XGA graphics mode, comprising:
  • graphics data generating means for generating synchronizing signals and a main clock signal according to the XGA graphics mode and dividing pixel data to be displayed on said display unit into first and second data groups, and outputting the first and second data groups;
  • driving means having two storing means for storing a predetermined number N of the pixel data and for driving said display unit according to said pixel data stored in said storing means;
  • interfacing means for sequentially arranging the pixel data of said first and second groups output from said graphics data generating means into groups of N pixel data according to control signals obtained by dividing the frequency of said main clock in two and then outputting the groups of sequentially arranged N pixel data to said two storing means of said driving means, thereby interfacing said graphics data generating means with said driving means.
  • FIG. 1 is a block diagram showing an extended graphics array (XGA) graphics system according to the present invention
  • FIGS. 2A through 2C are diagrams showing a first embodiment of an interface unit of FIG. 1;
  • FIGS. 3A through 6B are timing diagrams illustrating operation of the interface unit shown in FIGS. 2A through 2C;
  • FIGS. 7A through 7C are diagrams showing a second embodiment of the interface unit of FIG. 1;
  • FIGS. 8A through 11B are timing diagrams illustrating operation of the interface unit shown in FIGS. 7A through 7C;
  • FIGS. 12A through 12E are timing diagrams illustrating operation of a third embodiment of the interface unit of FIG. 1;
  • FIG. 13 is a block diagram showing a structure of a conventional graphics system.
  • FIG. 14 is a diagram illustrating operation of the interface unit of FIG. 13.
  • a PC-SET 11 is a computer having an XGA graphics card that generates a control signal and a data signal which are for an XGA graphics mode.
  • the data signal when transmitted, is divided into odd-number data (IN -- A) and even-number data (IN -- B).
  • a source drive unit 15 has two memories for storing a predetermined number N of pixel data, where N is a positive integer, and drives an LCD panel 17 according to the pixel data stored in the memories.
  • An interface unit 18 includes a carry signal generator 183, a data latch unit 181, an OUT -- A output unit 185, and an OUT -- B output unit 187 in order to interface the PC-SET 11 with the source drive unit 15.
  • the carry signal generator 183 generates N carry signals each having a period N times longer than that of the main clock MCLK and an enable state during each period of the main clock MCLK.
  • the enable state of each carry signal is sequentially delayed by one period of the main clock MCLK.
  • the data latch unit 181 includes N or more latches, and even-number data and odd-number data are stored in each latch according to the carry signals.
  • the OUT -- A output unit 185 outputs odd-number output data, from among a group of N output data which are sequentially arranged in data latch unit 181, to a first memory (not shown) of source drive unit 15 according to the carry signals.
  • OUT -- B output unit 187 outputs even-number output data, from among the N output data units which are sequentially arranged in data latch unit 181, to a second memory (not shown) of source drive unit 15 according to the carry signals.
  • interface unit 18 sequentially arranges the even-number data and the odd-number data which are transmitted from the PC-SET 11 according to a control signal having a frequency half that of main clock MCLK in order to store N pixel data units in each memory of source drive unit 15, and in turn outputs the sequentially arranged output data to the two memories of the source drive unit 15.
  • FIG. 2A shows a structure of data latch unit 181
  • FIG. 2B shows a structure of OUT -- A output unit 185
  • FIG. 2C shows a structure of OUT -- B output unit 187.
  • ten pixel data are stored in each memory, where M is 5.
  • IN -- A which is carried on line 211, denotes odd-number pixel data transmitted from PC-SET 11
  • IN -- B which is carried on line 212
  • CARRY1 to CARRY10 denote carry signals generated from carry signal generator 183
  • OUT -- A denotes odd-number output data of the group of N output data
  • OUT -- B denotes even-number output data of the group of N output data.
  • the data latch unit shown in FIG. 2A includes seven flip-flops for storing IN -- A input data indicated by the odd reference numerals 221 to 233, and also includes seven flip-flops for storing IN -- B input data indicated by the even reference numerals 222 to 234.
  • the odd-number flip-flops into which IN -- A input data is input include a first odd-number latch unit having (M-2) latches for inputting first to (M-2)th data out of a group of 2M odd-number pixel data transmitted on line 211, and outputting the latched data according to carry signals, a second odd-number latch unit having two latches for inputting (M-1)th and Mth data of the group of 2M odd-number pixel data transmitted on line 211 and outputting the latched data according to the carry signals, and a third odd-number latch unit having two latches for inputting (2M-1)th and 2Mth data of the group of 2M odd-number pixel data transmitted on line 211 and outputting the latched data according to the carry signals.
  • a first odd-number latch unit having (M-2) latches for inputting first to (M-2)th data out of a group of 2M odd-number pixel data transmitted on line 211, and outputting the
  • even-number flip-flops where even-number input data is input, include a first even-number latch unit having (M-2) latches for receiving first to (M-2)th data of a group of 2M even-number data transmitted on line 212 and outputting the latched data according to carry signals, a second even-number latch unit having two latches for receiving (M-1)th and Mth data of the group of 2M even-number data transmitted on line 212 and outputting the latched data according to the carry signals, and a third even-number latch unit having two latches for receiving (2M-1)th and 2Mth data of the group of 2M even-number data transmitted on line 212 and outputting the latched data according to the carry signals.
  • the first odd-number latch unit includes flip-flops FO1 to FO3 221, 223 and 225
  • the second odd-number latch unit includes flip-flops FO4 and FO5 227 and 229
  • the third odd-number latch unit includes flip-flops FOX1 and FOX2 231 and 233.
  • the first even-number latch unit includes flip-flops FE1 to FE3 222, 224, and 226,
  • the second even-number latch unit includes flip-flops FE4 and FE5 228 and 230
  • the third even-number latch unit includes flip-flops FEX1 and FEX2 232 and 234.
  • the OUT -- A output unit 185 shown in FIG. 2B includes ten AND gates 261 to 270 for receiving the data output from the flip-flops of data latch unit 181 and carry signals from the carry signal generator 183. It also includes an OR circuit 25 for receiving the output signals of AND gates 261 to 270 and outputting OUT -- A data.
  • the OUT -- A output unit outputs data A, B, C, D, E, F, G, H, I, and J which constitute a group of 2M data transmitted from the first and second odd-number latch units and the first and second even-number latch units of data latch unit 181, according to predetermined carry signals, to the first memory (not shown) of source drive unit 15.
  • the OUT -- B output unit 187 shown in FIG. 2C includes ten AND gates 281 to 290 for receiving data output from the flip-flops of data latch unit 181 and carry signals output from carry signal generator 183. It also includes an OR circuit 29 for receiving the output signals of AND gates 281 to 290 and outputting OUT -- B data.
  • the OUT -- B output unit 187 outputs data A, B, C, D, E, F, K, L, M and N which constitute a group of 2M data transmitted from the first and third odd-number latch units and the first and third even-number latch units of data latch unit 181, according to predetermined carry signals, to the second memory (not shown) of source drive unit 15.
  • the first odd-number flip-flop FO1 221 and the first even-number flip-flop FE1 222 latch the input data according to a signal which is obtained by OR-operating the first and sixth carry signals CARRY1 and CARRY6 using OR gate 241.
  • the second odd-number flip-flop FO2 223 and the second even-number flip-flop FE2 224 latch the input data according to a signal which is obtained by OR-operating the second and seventh carry signals CARRY2 and CARRY7 using OR gate 242.
  • the third odd-number flip-flop FO3 225 and the third even-number flip-flop FE3 226 latch the input data according to a signal which is obtained by OR-operating the third and eighth carry signals CARRY3 and CARRY8 using OR gate 243.
  • the fourth odd-number flip-flop FO4 227 and the fourth even-number flip-flop FE4 228 latch the input data according to a fourth carry signal CARRY4.
  • the fifth odd-number flip-flop FO5 229 and the fifth even-number flip-flop FE5 230 latch the input data according to a fifth carry signal CARRY5.
  • the first odd-number extra flip-flop FOX1 231 and the first even-number extra flip-flop FEX1 232 latch the input data according to a ninth carry signal CARRY9.
  • the second odd-number extra flip-flop FOX2 233 and the second even-number extra flip-flop FEX2 234 latch the input data according to a tenth carry signal CARRY10.
  • Each flip-flop retains the latched data until successive input data are latched by successive carry signals.
  • the data "A”, latched in the first odd-number flip-flop FO1 221, is output to OR circuit 25 during an enable (HIGH) state of the second carry signal CARRY2.
  • the data "B” latched in first even-number flip-flop FE1 222 is output to OR circuit 25 during an enable (HIGH) state of third carry signal CARRY3.
  • the data "C” latched in second odd-number flip-flop FO2 223 is output to OR circuit 25 during an enable (HIGH) state of fourth carry signal CARRY4.
  • the data “D” latched in second even-number flip-flop FE2 224 is output to OR circuit 25 during an enable (HIGH) state of fifth carry signal CARRY5.
  • the data “E” latched in third odd-number flip-flop FO3 225 is output to OR circuit 25 during an enable (HIGH) state of sixth carry signal CARRY6.
  • the data “F” latched in third even-number flip-flop FE3 226 is output to OR circuit 25 during an enable (HIGH) state of seventh carry signal CARRY7.
  • the data “G” latched in fourth odd-number flip-flop FO4 227 is output to OR circuit 25 during an enable (HIGH) state of eighth carry signal CARRY8.
  • the data “H” latched in fourth even-number flip-flop FE4 228 is output to OR circuit 25 during an enable (HIGH) state of ninth carry signal CARRY9.
  • the data "I” latched in fifth odd-number flip-flop FO5 229 is output to OR circuit 25 during an enable (HIGH) state of tenth carry signal CARRY10.
  • the data "J” latched in fifth even-number flip-flop FE5 230 is output to OR circuit 25 during an enable (HIGH) state of first carry signal CARRY1.
  • the data are sequentially output to OR circuit 25.
  • the OR circuit 25 outputs the output data of the flip-flops selected according to carry signals (when in the "HIGH” state) as OUT -- A in the same order as mentioned above. Accordingly, the data A to J latched in the flip-flops are sequentially output as OUT -- A by the carry signals CARRY2 to CARRY10 and CARRY1, and the data output as OUT -- A is output in a group of 10 units of data such as first to tenth data or twenty-first to thirtieth data.
  • the data A latched in the first odd-number flip-flop FO1 221 is output to OR circuit 29 during an enable (HIGH) state of the seventh carry signal CARRY7.
  • the data B latched in the first even-number flip-flop FE1 222 is output to OR circuit 29 during an enable (HIGH) state of the eighth carry signal CARRY8.
  • the data C latched in the second odd-number flip-flop FO2 223 is output to OR circuit 29 during an enable (HIGH) state of the ninth carry signal CARRY9.
  • the data D latched in the second even-number flip-flop FE2 224 is output to OR circuit 29 during an enable (HIGH) state of the tenth carry signal CARRY10.
  • the data E latched in the third odd-number flip-flop FO3 225 is output to OR circuit 29 during an enable (HIGH) state of the first carry signal CARRY1.
  • the data F latched in the third even-number flip-flop FE3 226 is output to OR circuit 29 during an enable (HIGH) state of the second carry signal CARRY2.
  • the data K latched in the first odd-number extra flip-flop FOX1 231 is output to OR circuit 29 during an enable (HIGH) state of the third carry signal CARRY3.
  • the data L latched in the first even-number extra flip-flop FEX1 232 is output to OR circuit 29 during an enable (HIGH) state of the fourth carry signal CARRY4.
  • the data M latched in the second odd-number extra flip-flop FOX2 233 is output to OR circuit 29 during an enable (HIGH) state of the fifth carry signal CARRY5.
  • the data N latched in the second even-number extra flip-flop FEX2 234 is output to OR circuit 29 during an enable (HIGH) state of the sixth carry signal CARRY6.
  • the above-mentioned data are sequentially output to OR circuit 29.
  • OR circuit 29 outputs the data from the flip-flops selected according to enabled (HIGH) carry signals as OUT -- B in the same order as mentioned above. Accordingly, the data A to F and K to N latched in the flip-flops are sequentially output as OUT -- B according to carry signals CARRY7 to CARRY10 and CARRY1 to CARRY6, respectively. Further, the data output as OUT -- B is output in a group of 10 data units such as eleventh to twentieth data or thirty-first to fortieth data.
  • OUT -- A output is formed from the data latched in first to fifth odd-number flip-flops FO1 to FO5 221, 223, 225, 227, and 229 and from first to the fifth even-number flip-flops FE1 to FE5 222, 224, 226, 228, and 230.
  • OUT -- B is formed from the data latched in first to third odd-number flip-flops FO1 to FO3 221, 223 and 225, first to third even-number flip-flops FE1 to FE3 222, 224 and 226, first and second odd-number extra flip-flops FOX1 and FOX2 231 and 233, and first and second even-number extra flip-flops FEX1 and FEX2 232 and 234.
  • FIGS. 3A through 6B are timing diagrams illustrating the operation of the interface unit shown in FIGS. 2A through 2C.
  • FIG. 3A shows a waveform for main clock MCLK
  • FIG. 3B shows a waveform for odd-number input data IN -- A
  • FIG. 3C shows a waveform for even-number input data IN -- B, where the input period of each input data corresponds to the period of the main clock MCLK.
  • FIGS. 4A through 4J show waveforms for carry signals CARRY1 to CARRY10.
  • First carry signal CARRY1 shown in FIG. 4A, goes “HIGH”, or enabled, on the first, eleventh, twenty-first, thirty-first and forty-first, etc. rising edge of main clock MCLK, and goes “Low” on the second, twelfth, twenty-second, thirty-second and forty-second, etc. rising edge of main clock MCLK.
  • CARRY 1 goes “HIGH” on the first rising edge of main clock MCLK and goes “LOW” on the second rising edge (see C1 in FIG. 4A).
  • the third to tenth carry signals shown in FIGS. 4C to 4J, respectively, are generated in the same manner as mentioned above, and become sequentially HIGH in the order in which the carry signals are numbered.
  • the period of the enabled carry signal is delayed from that of main clock MCLK.
  • FIGS. 5A through 5N show data latched in flip-flops FO1 to FO5, FE1 to FE5, FOX1, FOX2, FEX1, and FEX2 for each cycle.
  • Numerals shown in the waveforms denote the order of the input data
  • FIG. 6A shows data output to the first memory of the source drive unit 15 and FIG. 6B shows data output to the second memory of the source drive unit 15.
  • the first data is latched according to C1, corresponding to first carry signal CARRY1
  • the eleventh data is latched according to C6, corresponding to sixth carry signal CARRY6
  • the twenty-first data is latched according to C11, corresponding to first carry signal CARRY1
  • the thirty-first data is latched according to C6, corresponding to sixth carry signal CARRY6.
  • the second data is latched according to C1, corresponding to first carry signal CARRY1, the twelfth data is latched according to C6, corresponding to sixth carry signal CARRY6, the twenty-second data is latched according to C1, corresponding to first carry signal CARRY1, the thirty-second data is latched according to C16, corresponding to sixth carry signal CARRY6.
  • data is latched In the above-described manner, such that the (N ⁇ k+2)th data is latched according to the first and sixth carry signals.
  • the third data is latched according to C2, corresponding to second carry signal CARRY2, the thirteenth data is latched according to C7, corresponding to seventh carry signal CARRY7, the twenty-third data is latched according to C12, corresponding to second carry signal CARRY2, the thirty-third data is latched according to C17, corresponding to seventh carry signal CARRY7.
  • data is latched In the above-described manner, such that the (N ⁇ k+3)th data is latched according to the second and seventh carry signals.
  • the fourth data is latched according to C2, corresponding to second carry signal CARRY2, the fourteenth data is latched according to C7, corresponding to seventh carry signal CARRY7, the twenty-fourth data is latched according to C12, corresponding to second carry signal CARRY2, the thirty-fourth data is latched according to C17, corresponding to seventh carry signal CARRY7.
  • data is latched In the above-described manner, such that the (N ⁇ k+4)th data is latched according to the second and seventh carry signals.
  • the fifth data is latched according to C3, corresponding to third carry signal CARRY3, the fifteenth data is latched according to C8, corresponding to eighth carry signal CARRY8, the twenty-fifth data is latched according to C13, corresponding to third carry signal CARRY3, the thirty-fifth data is latched according to C18, corresponding to eighth carry signal CARRY8.
  • data is latched. In the above-described manner, such that the (N ⁇ k+5)th data is latched according to the third and eighth carry signals.
  • the sixth data is latched according to C3, corresponding to third carry signal CARRY3, the sixteenth data is latched according to C8, corresponding to eighth carry signal CARRY8, the twenty-sixth data is latched according to C13, corresponding to third carry signal CARRY3, the thirty-sixth data is latched according to C18, corresponding to eighth carry signal CARRY8.
  • data is latched In the above-described manner, such that the (N ⁇ k+6)th data is latched according to the third and eighth carry signals.
  • the seventh data is latched according to C4, corresponding to fourth carry signal CARRY4, the twenty-seventh data is latched according to C14, corresponding to fourth carry signal CARRY4.
  • (N ⁇ 2k+7)th data is latched according to the fourth carry signal.
  • the eighth data is latched according to C4, corresponding to fourth carry signal CARRY4, the twenty-eighth data is latched according to C14, corresponding to fourth carry signal CARRY4.
  • data is latched In the above-described manner, such that the (N ⁇ 2k+8)th data is latched according to the fourth carry signal.
  • the ninth data is latched according to C5, corresponding to fifth carry signal CARRY5, the twenty-ninth data is latched according to C15, corresponding to fifth carry signal CARRY5.
  • data is latched In the above-described manner, such that the (N ⁇ 2k+9)th data is latched according to the fifth carry signal.
  • the tenth data is latched according to C5, corresponding to fifth carry signal CARRY5, the thirtieth data is latched according to C15, corresponding to fifth carry signal CARRY5.
  • data is latched. In the above-described manner, such that the (N ⁇ 2k+10)th data is latched according to the fifth carry signal.
  • the seventeenth data is latched according to C9, corresponding to ninth carry signal CARRY9
  • the thirty-seventh data is latched according to C19, corresponding to ninth carry signal CARRY9.
  • data is latched in the above-described manner such that the (N ⁇ 2k+17)th data is latched according to the ninth carry signal.
  • the eighteenth data is latched according to C9, corresponding to ninth carry signal CARRY9
  • the thirty-eighth data is latched according to C19, corresponding to ninth carry signal CARRY9.
  • data is latched in the above-described manner, such that the (N ⁇ 2k+18)th data is latched according to the ninth carry signal.
  • the nineteenth data is latched according to C10, corresponding to tenth carry signal CARRY10
  • the thirty-ninth data is latched according to C20, corresponding to tenth carry signal CARRY10.
  • data is latched in the above-described manner, such that the (N ⁇ 2k+19)th data is latched according to the tenth carry signal.
  • the twentieth data is latched according to C10, corresponding to tenth carry signal CARRY10
  • the fortieth data is latched according to C20, corresponding to tenth carry signal CARRY10.
  • data is latched in the above-described manner, such that the (N ⁇ 2k+20)th data is latched according to the tenth carry signal.
  • each flip-flop latches the input data for twenty periods of the main clock MCLK, C1 to C20, is repeatedly performed, for every forty data inputs.
  • the first to tenth data and twenty-first to thirtieth data is sequentially output as OUT -- A
  • the eleventh to twentieth data and thirty-first to fortieth data is sequentially output as OUT -- B.
  • the data output as OUT -- A and OUT -- B are simultaneously formed except during a few initial cycles of main clock MCLK.
  • the first to tenth data output as OUT -- A are formed from the data latched in the first to fifth odd-number flip-flops and the first to fifth even-number flip-flops.
  • the order of the data output according to the carry signals is described as follows.
  • the first data latched in the first odd-number flip-flop FO1 221 is output according to C2, corresponding to second carry signal CARRY2, and the second data latched in the first even-number flip-flop FE1 222 is output according to C3, corresponding to third carry signal CARRY3.
  • the third data latched in the second odd-number flip-flop FO2 223 is output according to C4, corresponding to fourth carry signal CARRY4, and the fourth data latched in the second even-number flip-flop FE2 224 is output according to C5, corresponding to fifth carry signal CARRY5.
  • the fifth data latched in the third odd-number flip-flop FO3 225 is output according to C6, corresponding to sixth carry signal CARRY6, and the sixth data latched in the third even-number flip-flop FE3 226 is output according to C7, corresponding to seventh carry signal CARRY7.
  • the seventh data latched in the fourth odd-number flip-flop FO4 227 is output according to C8, corresponding to eighth carry signal CARRY8, and the eighth data latched in the fourth even-number flip-flop FE4 228 is output according to C9, corresponding to ninth carry signal CARRY9.
  • the ninth data latched in the fifth odd-number flip-flop FO5 229 is output according to C10, corresponding to tenth carry signal CARRY10, and the tenth data latched in the fifth even-number flip-flop FE5 230 is output according to C11, corresponding to first carry signal CARRY1.
  • the eleventh to twentieth data output from OUT -- B are formed, corresponding to data latched in the first to third odd-number flip-flops and first to third even-number flip-flops, the first and second odd-number extra flip-flops, and the first and second even-number extra flip-flops.
  • the order of outputting the data according to the carry signals is described as follows.
  • the eleventh data latched in the first odd-number flip-flop FO1 221 is output according to C7, corresponding to seventh carry signal CARRY7, and the twelfth data latched in the first even-number flip-flop FE1 222 is output according to C8, corresponding to eighth carry signal CARRY8.
  • the thirteenth data latched in the second odd-number flip-flop FO2 223 is output according to C9, corresponding to ninth carry signal CARRY9, and the fourteenth data latched in the second even-number flip-flop FE2 224 is output according to C10, corresponding to tenth carry signal CARRY10.
  • the fifteenth data latched in the third odd-number flip-flop FO3 225 is output according to C11, corresponding to first carry signal CARRY1, and the sixteenth data latched in the third even-number flip-flop FE3 226 is output according to C12, corresponding to second carry signal CARRY2.
  • the seventeenth data latched in the first odd-number extra flip-flop FOX1 231 is output according to C13, corresponding to third carry signal CARRY3, and the eighteenth data latched in the first even-number extra flip-flop FEX1 232 is output according to C14, corresponding to fourth carry signal CARRY4.
  • the nineteenth data latched in the second odd-number extra flip-flop FOX2 233 is output according to C15, corresponding to fifth carry signal CARRY5, and the twentieth data latched in the second even-number extra flip-flop FEX2 234 is output according to C16, corresponding to sixth carry signal CARRY6.
  • the first and second data during C1, corresponding to first carry signal CARRY1 are latched in the first odd-number flip-flop FO1 221 and first even-number flip-flop FE1 222, respectively, and the latched data are maintained until C6, corresponding to sixth carry signal CARRY6 is generated.
  • the third and fourth data are latched in the second odd-number flip-flop FO2 223 and the second even-number flip-flop FE2 224, respectively, during C2, corresponding to second carry signal CARRY2, and these latched data are maintained until C7 is generated, corresponding to when seventh carry signal CARRY7. Also, at C2 the first data latched in the first odd-number flip-flop FO1 221 is simultaneously output to OUT -- A.
  • the fifth and sixth data during C3, corresponding to third carry signal CARRY3, are latched in the third odd-number flip-flop FO3 225 and third even-number flip-flop FE3 226, respectively, and the latched data are maintained until C8, corresponding to eighth carry signal CARRY8, is generated. Also, the second data latched in the first even-number flip-flop FE1 222 is simultaneously output to OUT -- A at C3.
  • the seventh and eighth data during C4, corresponding to fourth carry signal CARRY4, are latched in the fourth odd-number flip-flop FO4 227 and fourth even-number flip-flop FE4 228, respectively, and the latched data are maintained until C14, corresponding to fourth carry signal CARRY4, is generated. Also, the third data latched in the second odd-number flip-flop FO2 223 is simultaneously output to OUT -- A at C4.
  • the ninth and tenth data during C5, corresponding to fifth carry signal CARRY5, are latched in the fifth odd-number flip-flop FO5 229 and fifth even-number flip-flop FO5 230, respectively, and the latched data are maintained until C15, corresponding to fifth carry signal CARRY5, is generated. Also, the fourth data latched in the second even-number flip-flop FE2 224 is simultaneously output to OUT -- A at C5.
  • the eleventh and twelfth data during C6, corresponding to sixth carry signal CARRY6, are latched in the first odd-number flip-flop FO1 221 and first even-number flip-flop FE1 222, respectively, and the latched data are maintained until C11, corresponding to first carry signal CARRY1, is generated. Also, the fifth data latched in the third odd-number flip-flop FO3 225 is simultaneously output to OUT -- A at C6.
  • the thirteenth and fourteenth data during C7, corresponding to seventh carry signal CARRY7, are latched in the second odd-number flip-flop FO2 223 and second even-number flip-flop FE2 224, respectively, and the latched data are maintained until C12, corresponding to second carry signal CARRY2, is generated. Also, the sixth data latched in the third even-number flip-flop FE3 226 and the eleventh data latched in the first odd-number flip-flop FO1 221 are simultaneously output to OUT -- A and OUT -- B, respectively, at C7.
  • the fifteenth and sixteenth data during C8, corresponding to eighth carry signal CARRY8, are latched in the third odd-number flip-flop FO3 225 and third even-number flip-flop FE3 226, respectively, and the latched data are maintained until C13, corresponding to third carry signal CARRY3, is generated. Also, the seventh data latched in the fourth odd-number flip-flop FO4 227 and the twelfth data latched in the first even-number flip-flop FE1 222 are simultaneously output to OUT -- A and OUT -- B, respectively, at C8.
  • the seventeenth and eighteenth data during C9, corresponding to ninth carry signal CARRY9, are latched in the first odd-number extra flip-flop FOX1 231 and first even-number extra flip-flop FEX1 232, respectively, and the latched data are maintained until C19, corresponding to ninth carry signal CARRY9, is generated. Also, the eighth data latched in the fourth even-number flip-flop FE4 228 and the thirteenth data latched in the second odd-number flip-flop FO2 223 are simultaneously output to OUT -- A and OUT -- B, respectively, at C9.
  • the nineteenth and twentieth data during C10, corresponding to tenth carry signal CARRY10, are latched in the second odd-number extra flip-flop FOX2 233 and second even-number extra flip-flop FEX2 234, respectively, and the latched data are maintained until C20, corresponding to tenth carry signal CARRY10, is generated. Also, the ninth data latched in the fifth odd-number flip-flop FO5 229 and the fourteenth data latched in the second even-number flip-flop FE2 224 are simultaneously output to OUT -- A and OUT -- B, respectively, at C10.
  • the twenty-first and twenty-second data during C1, corresponding to first carry signal CARRY1, are latched in the first odd-number flip-flop FO1 221 and first even-number flip-flop FE1 222, respectively, and the latched data are maintained until C16, corresponding to sixth carry signal CARRY6, is generated. Also, the tenth data latched in the fifth even-number flip-flop FE5 230 and the fifteenth data latched in the third odd-number flip-flop FO3 225 are simultaneously output to OUT -- A and OUT -- B, respectively, at C11.
  • the twenty-third and twenty-fourth data during C12, corresponding to second carry signal CARRY2, are latched in the second odd-number flip-flop FO2 223 and second even-number flip-flop FE2 224, respectively, and the latched data are maintained until C17, corresponding to seventh carry signal CARRY7, is generated. Also, the twenty-first data latched in the first odd-number flip-flop FO1 221 and the sixteenth data latched in the third even-number flip-flop FE3 226 are simultaneously output to OUT -- A and OUT -- B, respectively, at C12.
  • the data are latched in the first odd-number flip-flop and first even-number flip-flop according to the first and sixth carry signals, in the second odd-number flip-flop and second even-number flip-flop according to the second and seventh carry signals, and in the third odd-number flip-flop and third even-number flip-flop according to the third and eighth carry signals, respectively.
  • the data are latched in the fourth odd-number flip-flop and fourth even-number flip-flop only according to the fourth carry signal and in the fifth odd-number flip-flop and fifth even-number flip-flop only according to the fifth carry signal.
  • the data are latched in the first odd-number extra flip-flop and first even-number extra flip-flop only according to the ninth carry signal and in the second odd-number extra flip-flop and second even-number extra flip-flop only according to the tenth carry signal.
  • the first to tenth data output to OUT -- A are sequentially output according to the second to tenth and the first carry signals C2, C3, . . . , C10, C11. Also, the twenty-first to thirtieth data and forty-first to fiftieth data are output in the same manner as mentioned above.
  • the eleventh to twentieth data output to OUT -- B are sequentially output according to the seventh to tenth and the first to sixth carry signals, C7, C8, C9, C10, C11, C12, . . . , C16. Also, the thirty-first to fortieth data and fifty-first to sixtieth data are output in the same manner as mentioned above.
  • the input/output data operations will be performed in the same manner as mentioned above.
  • N the number "N" of output data
  • 100 carry signals
  • the first to forty-eighth odd-number flip-flops and first to forty-eighth even-number flip-flops operate in the same manner as the first to third odd-number flip-flops and first to third even-number flip-flops of the above embodiment.
  • the forty-ninth and fiftieth odd-number flip-flops and forty-ninth and fiftieth even-number flip-flops operate in the same manner as the fourth and fifth odd-number flip-flops and the fourth and fifth even-number flip-flops of the above embodiment.
  • the four extra flip-flops operate in the same manner as the first and second odd-number extra flip-flops and the first and second even-number extra flip-flops of the above embodiment.
  • FIGS. 7A through 7C are diagrams showing in detail the structure of interface unit 18 when the number of pixel data stored in each memory of source drive unit 15, shown in FIG. 1, is an odd amount "N", where "N" is 2M+1, and "M” is a positive integer.
  • FIG. 7A shows a structure of data latch unit 181
  • FIG. 7B shows a structure of OUT -- A output unit 185
  • FIG. 7C shows a structure of OUT -- B output unit 187.
  • IN -- A which is carried on line 711
  • IN -- B which is carried on line 712
  • CARRY1 to CARRY11 denote carry signals generated from carry signal generator 183
  • OUT -- A denotes a group of N odd-number output data
  • OUT -- B denotes a group of N even-number output data.
  • the data latch unit shown in FIG. 7A includes eight flip-flops; FO1 to FO6, 721, 723, 725, 727, 729, and 731 as well as FOX1 733 and FOX2 735 into which IN -- A is input. Also included are eight flip-flops; FE1 to FE6, 722, 724, 726, 728, 730, and 732, as well as FEX1 734 and FEX2 736, into which IN -- B is input.
  • the odd-number flip-flops into which odd-number input data are input, include a first odd-number latch unit having (M-2) latches for inputting first to (M-2)th data and (M+2)th to (2M-1)th data of a group of (2M+1) odd-number data transmitted over line 711 and outputting the latched data according to carry signals, a second odd-number latch unit having three latches for inputting (M-1)th, Mth, and (M+1)th data from the group of (2M+1) odd-number data transmitted over line 711 and outputting the latched data according to the carry signals, and a third odd-number latch unit having two latches for inputting 2Mth and (2M+1)th data from the group of (2M+1) odd-number data transmitted over line 711 and outputting the latched data according to the carry signals.
  • a first odd-number latch unit having (M-2) latches for inputting first to (M-2)th data and (M+2)
  • even-number flip-flops where even-number input data are input, include a first even-number latch unit having (M-2) latches for inputting first to (M-2)th data and (M+2)th to (2M-1)th data from the group of (2M+1) even-number data transmitted over line 712 and outputting the latched data according to carry signals, a second even-number latch unit having three latches for inputting (M-1)th, Mth, and (M+1)th data from a group of (2M+1) even-number data transmitted over line 712 and outputting the latched data according to the carry signals, and a third even-number latch unit having two latches for inputting 2Mth and (2M+1)th data from the group of (2M+1) even-number data transmitted over line 712 and outputting the latched data according to the carry signals.
  • a first even-number latch unit having (M-2) latches for inputting first to (M-2)th data and (M+2)th to
  • the first even-number latch unit includes flip-flops FE1 to FE3 722, 724, and 726
  • the second even-number latch unit includes flip-flops FE4 to FE6 728, 730, and 732
  • the third even-number latch unit includes flip-flops FEX1 734 and FEX2 736.
  • the OUT -- A output unit shown in FIG. 7B includes eleven AND gates 761 to 771, where output data from the flip-flops and carry signals are input, and an OR circuit 75 for inputting the signals output from AND gates 761 to 771 and outputting OUT -- A.
  • the OUT -- A output unit outputs data A, B, C, D, E, F, G, H, I, J, and K, which forms a group of (2M+1) data transmitted from the first and second odd-number latch units and the first and second even-number latch units to the first memory (not shown) of the source drive unit 15 according to predetermined carry signals.
  • the OUT -- B output unit shown in FIG. 7C includes eleven AND gates 781 to 791 where output data of the flip-flops and carry signals are received, and an OR circuit 79 for inputting the signals output from AND gates 781 to 791 and outputting OUT -- B.
  • the OUT -- B output unit outputs data A, B, C, D, E, F, M, N, O, P, and L which are a group of (2M+1) data transmitted by the first and third odd-number latch units, the first and third even-number latch units, and flip-flop FE6 of the second even number latch unit, to the second memory (not shown) of source drive unit 15 according to predetermined signals.
  • the first odd-number flip-flop FO1 721 and first even-number flip-flop FE1 722 latch the input data according to a signal which is obtained by OR-operating the first and seventh carry signals CARRY1 and CARRY7 using OR gate 741.
  • the second odd-number flip-flop FO2 723 and second even-number flip-flop FE2 724 latch the input data according to a signal which is obtained by OR-operating the second and eighth carry signals CARRY2 and CARRY8 using OR gate 740.
  • the third odd-number flip-flop FO3 725 and third even-number flip-flop FE3 726 latch the input data according to a signal which is obtained by OR-operating the third and ninth carry signals CARRY3 and CARRY9 using an OR gate 743.
  • the fourth odd-number flip-flop FO4 727 and the fourth even-number flip-flop FE4 728 latch the input data according to a fourth carry signal CARRY4.
  • the fifth odd-number flip-flop FO5 729 and fifth even-number flip-flop FE5 730 latch the input data according to a fifth carry signal CARRY5.
  • the sixth odd-number flip-flop FO6 731 and sixth even-number flip-flop FE6 732 latch the input data according to a sixth carry signal CARRY6.
  • the first odd-number extra flip-flop FOX1 733 and first even-number extra flip-flop FEX1 734 latch the input data according to a tenth carry signal CARRY10.
  • the second odd-number extra flip-flop FOX2 735 and second even-number extra flip-flop FEX2 736 latch the input data according to an eleventh carry signal CARRY11.
  • Each flip-flop retains the latched data until successive input data are latched according to successive carry signals.
  • the data "A” latched in the first odd-number flip-flop FO1 721 is output to OR circuit 75 during an enable (HIGH) state of the second carry signal CARRY2.
  • the data "B” latched in the first even-number flip-flop FE1 722 is output to OR circuit 75 during an enable (HIGH) state of the third carry signal CARRY3.
  • the data "C” latched in the second odd-number flip-flop FO2 723 is output to OR circuit 75 during an enable (HIGH) state of the fourth carry signal CARRY4.
  • the data "D” latched in the second even-number flip-flop FE2 724 is output to OR circuit 75 during an enable (HIGH) state of the fifth carry signal CARRY5.
  • the data "E” latched in the third odd-number flip-flop FO3 725 is output to OR circuit 75 during an enable (HIGH) state of the sixth carry signal CARRY6.
  • the data “F” latched in the third even-number flip-flop FE3 726 is output to OR circuit 75 during an enable (HIGH) state of the seventh carry signal CARRY7.
  • the data “G” latched in the fourth odd-number flip-flop FO4 727 is output to OR circuit 75 during an enable (HIGH) state of the eighth carry signal CARRY8.
  • the data “H” latched in the fourth even-number flip-flop FE4 728 is output to OR circuit 75 during an enable (HIGH) state of the ninth carry signal CARRY9.
  • the data "I” latched in the fifth odd-number flip-flop FO5 729 is output to OR circuit 75 during an enable (HIGH) state of the tenth carry signal CARRY10.
  • the data "J” latched in the fifth even-number flip-flop FE5 730 is output to OR circuit 75 during an enable (HIGH) state of the eleventh carry signal CARRY11.
  • the data "K” latched in the sixth odd-number flip-flop FO6 731 is output to OR circuit 75 during an enable (HIGH) state of the first carry signal CARRY1.
  • the data are sequentially output to OR circuit 75.
  • OR circuit 75 outputs to OUT -- A the data output from the flip-flops selected according to carry "HIGH" signals, in the same order as discussed above. Accordingly, the data A to K latched in the flip-flops are sequentially output to OUT -- A according to carry signals CARRY2 to CARRY11 and CARRY1, in which the data output as OUT -- A has eleven data units within a group, such as first to eleventh data or twenty-third to thirty-third data.
  • the data A latched in the first odd-number flip-flop FO1 721 is output to OR circuit 79 during an enable (HIGH) state of the eighth carry signal CARRY8.
  • the data B latched in the first even-number flip-flop FE1 722 is output to OR circuit 79 during an enable (HIGH) state of the ninth carry signal CARRY9.
  • the data C latched in the second odd-number flip-flop FO2 723 is output to OR circuit 79 during an enable (HIGH) state of the tenth carry signal CARRY10.
  • the data D latched in the second even-number flip-flop FE2 724 is output to OR circuit 79 during an enable (HIGH) state of the eleventh carry signal CARRY11.
  • the data E latched in the third odd-number flip-flop FO3 725 is output to OR circuit 79 during an enable (HIGH) state of the first carry signal CARRY1.
  • the data F latched in the third even-number flip-flop FE3 726 is output to OR circuit 79 during an enable (HIGH) state of the second carry signal CARRY2.
  • the data M latched in the first odd-number extra flip-flop FOX1 733 is output to OR circuit 79 during an enable (HIGH) state of the third carry signal CARRY3.
  • the data N latched in the first even-number extra flip-flop FEX1 734 is output to OR circuit 79 during an enable (HIGH) state of the fourth carry signal CARRY4.
  • the data O latched in the second odd-number extra flip-flop FOX2 735 is output to OR circuit 79 during an enable (HIGH) state of the fifth carry signal CARRY5.
  • the data P latched in the second even-number extra flip-flop FEX2 736 is output to OR circuit 79 during an enable (HIGH) state of the sixth carry signal CARRY6.
  • the data L latched in the sixth even-number flip-flop FE6 732 is output to OR circuit 79 during an enable (HIGH) state of the seventh carry signal CARRY7.
  • the data are sequentially output to OR circuit 79.
  • OR circuit 79 outputs the data of flip-flops selected according to carry "HIGH" signals as OUT -- B in the above-mentioned order. Accordingly, the data A to F, M to P and L latched in the flip-flops are sequentially output to OUT -- B according to the carry signals CARRY8 to CARRY11 and CARRY1 to CARRY7.
  • a unit of the data output to OUT -- B includes eleven units of data such as twelfth to twenty-second data or thirty-fourth to forty-fourth data.
  • the OUT -- A output is formed from the data latched in first to sixth odd-number flip-flops FO1 to FO6 and in first to fifth even-number flip-flops FE1 to FE5.
  • the OUT -- B output is formed from the data latched in first to third odd-number flip-flops FO1 to FO3, in first to third even-number flip-flops FE1 to FE3, in the sixth even-number flip-flop FE6, in first and second odd-number extra flip-flops FOX1, and FOX2, and in first and second even-number extra flip-flops FEX1 and FEX2.
  • FIGS. 8A through 11 B are timing diagrams illustrating the operation of the interface unit shown in FIGS. 7A through 7C.
  • FIG. 8A shows a waveform of main clock MCLK
  • FIG. 8B shows a waveform of the odd-number input data IN -- A
  • FIG. 8C shows a waveform of the even-number input data IN -- B, where the input period of each input data corresponds to the period of main clock MCLK.
  • FIGS. 9A through 9K show waveforms for the carry signals CARRY1 to CARRY11.
  • the first carry signal CARRY1 shown in FIG. 9A goes “HIGH” on the first rising edge of main clock MCLK and goes “LOW” on the second rising edge of main clock MCLK (see C1), and "HIGH” again on the twelfth rising edge of MCLK and “LOW” again on the thirteenth rising edge of MCLK (see C12). That is, the first carry signal CARRY1 goes “HIGH” on the first, twelfth, twenty-third, thirty-fourth, and the forty-fifth, etc.
  • the second carry signal CARRY2 shown in FIG. 9B goes “HIGH” on the second, thirteenth, twenty-fourth, and thirty-fifth, etc. rising edge of main clock MCLK and goes “LOW” on the third, fourteenth, twenty-fifth, and thirty-sixth, etc. rising edge of main clock MCLK.
  • the third to eleventh carry signals shown in FIGS. 9C to 9K are generated in the same manner as mentioned above, and become sequentially "HIGH” in numerical order according to the carry signals.
  • the period in which the carry signal is enabled is delayed from that of main clock MCLK.
  • the period of every carry signal is eleven (N) times longer than that of main clock MCLK, and each carry signal is enabled during a period of main clock MCLK.
  • FIGS. 10A through 10P are timing diagrams which show data latched in flip-flops FO1 to FO6, FE1 to FE6, FOX1, FOX2, FEX1, and FEX2 according to each cycle.
  • the numerals shown in the waveforms denote the order of the input data, and CX, where X is 1 to 23, shown above the input data denotes the order of the carry signals for latching the input data in the flip-flops.
  • FIG. 11A shows data output to a first memory (not shown) of source drive unit 15 and FIG. 11B shows data output to a second memory (not shown) of source drive unit 15.
  • the first odd-number flip-flop FO1 721 latches the first data according to C1, corresponding to first carry signal CARRY1, the thirteenth data according to C7, corresponding to seventh carry signal CARRY7, the twenty-third data according to C12, corresponding to first carry signal CARRY1, and the thirty-fifth data of IN -- A according to C18, corresponding to seventh carry signal CARRY7.
  • the second data is latched according to C1, corresponding to first carry signal CARRY1, and the fourteenth data is latched according to C7, corresponding to seventh carry signal CARRY7, the twenty-fourth data is latched according to C12, corresponding to first carry signal CARRY1, and the thirty-sixth data according to C18, corresponding to seventh carry signal CARRY7.
  • (N ⁇ 2k+2)th data is latched according to first carry signal CARRY1 and (N ⁇ (2k+1)+3)th data according to seventh carry signal CARRY7.
  • the third data is latched according to C2, corresponding to second carry signal CARRY2, the fifteenth data according to C8, corresponding to eighth carry signal CARRY8, the twenty-fifth data according to C13, corresponding to second carry signal CARRY2, and the thirty-seventh data according to C19, corresponding to eighth carry signal CARRY8.
  • (N ⁇ 2k+3)th data is latched according to second carry signal CARRY2 and (N ⁇ (2k+1)+4)th data is latched according to eighth carry signal CARRY8.
  • the fourth data is latched according to C2, corresponding to second carry signal CARRY2, and the sixteenth data according to C8, corresponding to eighth carry signal CARRY8, the twenty-sixth data according to C13, corresponding to second carry signal CARRY2, and the thirty-eighth data according to C19, corresponding to eighth carry signal CARRY8.
  • (N ⁇ 2k+4)th data is latched according to second carry signal CARRY2 and (N ⁇ (2k+1)+5)th data is latched according to eighth carry signal CARRY8.
  • the fifth data is latched according to C3, corresponding to third carry signal CARRY3, the seventeenth data according to C9, corresponding to ninth carry signal CARRY9, the twenty-seventh data is latched according to C14, corresponding to third carry signal CARRY3, and the thirty-ninth data according to C20, corresponding to ninth carry signal CARRY9.
  • (N ⁇ 2k+5)th data is latched according to third carry signal CARRY3 and (N ⁇ (2k+1)+6)th data according to ninth carry signal CARRY9.
  • the sixth data is latched according to C3, corresponding to third carry signal CARRY3, the eighteenth data according to C9, corresponding to ninth carry signal CARRY9, the twenty-eighth data according to C14, corresponding to third carry signal CARRY3, and the fortieth data according to C20, corresponding to ninth carry signal CARRY9.
  • (N ⁇ 2k+6)th data is latched according to third carry signal CARRY3 and (N ⁇ (2k+1)+7)th data is latched according to ninth carry signal CARRY9.
  • the seventh data is latched according to C4, corresponding to fourth carry signal CARRY4, and the twenty-ninth data according to C15, corresponding to fourth carry signal CARRY4.
  • (N ⁇ 2k+7)th data are latched according to fourth carry signal CARRY4.
  • the eighth data is latched according to C4, corresponding to fourth carry signal CARRY4, and the thirtieth data according to C15, corresponding to fourth carry signal CARRY4.
  • (N ⁇ 2k+8)th data is latched according to fourth carry signal CARRY4.
  • the ninth data is latched according to C5, corresponding to fifth carry signal CARRY5, and the thirty-first data according to C16, corresponding to fifth carry signal CARRY5.
  • (N ⁇ 2k+9)th data is latched according to fifth carry signal CARRY5.
  • the tenth data is latched according to C5, corresponding to fifth carry signal CARRY5, and the thirty-second data according to C16, corresponding to fifth carry signal CARRY5.
  • (N ⁇ 2k+10)th data is latched according to fifth carry signal CARRY5.
  • the eleventh data is latched according to C6, corresponding to sixth carry signal CARRY6, and the thirty-third data according to C17, corresponding to sixth carry signal CARRY6.
  • the twelfth data is latched according to C6, corresponding to sixth carry signal CARRY6, and the thirty-fourth data according to C17, corresponding to sixth carry signal CARRY6.
  • the nineteenth data is latched according to C10, corresponding to tenth carry signal CARRY10, and the forty-first data according to C21, corresponding to tenth carry signal CARRY10.
  • the twentieth data is latched according to C10, corresponding to tenth carry signal CARRY10, and the forty-second data according to C21, corresponding to tenth carry signal CARRY10.
  • the twenty-first data is latched according to C11, corresponding to eleventh carry signal CARRY11, and the forty-third data according to C22, corresponding to eleventh carry signal CARRY11.
  • the twenty-second data is latched according to C11, corresponding to eleventh carry signal CARRY11, and the forty-fourth data according to C22, corresponding to eleventh carry signal CARRY11.
  • OUT -- A sequentially outputs eleven data, e.g., the first to eleventh data and the twenty-third to thirty-third data.
  • OUT -- B also sequentially outputs eleven data, e.g., the twelfth to twenty-second data and the thirty-fourth to forty-second data.
  • the data are simultaneously output as OUT -- A and OUT -- B except during a few initial cycles of main clock MCLK.
  • the first to eleventh data output as OUT -- A are formed from the data latched in the first to sixth odd-number flip-flops and the first to fifth even-number flip-flops.
  • the order in which the data are output from the data latch units is based on the carry signals and is described as follows.
  • the first data latched in first odd-number flip-flop FO1 721 is output according to C2, corresponding to second carry signal CARRY2, and the second data latched in first even-number flip-flop FE1 722 is output according to C3, corresponding to third carry signal CARRY3.
  • the third data latched in second odd-number flip-flop FO2 723 is output according to C4, corresponding to fourth carry signal CARRY4, and the fourth data latched in second even-number flip-flop FE2 724 is output according to C5, corresponding to fifth carry signal CARRY5.
  • the fifth data latched in third odd-number flip-flop FO3 725 is output according to C6, corresponding to sixth carry signal CARRY6, and the sixth data latched in third even-number flip-flop FE3 726 is output according to C7, corresponding to seventh carry signal CARRY7.
  • the seventh data latched in fourth odd-number flip-flop FO4 227 is output according to C8, corresponding to eighth carry signal CARRY8, and the eighth data latched in fourth even-number flip-flop FE4 728 is output according to C9, corresponding to ninth carry signal CARRY9.
  • the ninth data latched in fifth odd-number flip-flop FO5 729 is output according to C10, corresponding to tenth carry signal CARRY10, and the tenth data latched in fifth even-number flip-flop FE5 730 is output according to C11, corresponding to eleventh carry signal CARRY11.
  • the eleventh data latched in sixth odd-number flip-flop FO6 731 is output according to C12, corresponding to first carry signal CARRY1.
  • the twelfth to twenty-second data output as OUT -- B are formed from the data latched in the first to third odd-number flip-flops, the first to third even-number flip-flops, the first and second even-number extra flip-flops, the first and second odd-number extra flip-flops, and the sixth even-number flip-flop.
  • the order in which the data are output according to the carry signals is described as follows.
  • the twelfth data latched in sixth even-number flip-flop FE6 732 is output according to C8, corresponding to eighth carry signal CARRY8.
  • the thirteenth data latched in first odd-number flip-flop FO1 721 is output according to C9, corresponding to ninth carry signal CARRY9, and the fourteenth data latched in first even-number flip-flop FE1 722 is output according to C10, corresponding to tenth carry signal CARRY10.
  • the fifteenth data latched in second odd-number flip-flop FO2 723 is output according to C11, corresponding to eleventh carry signal CARRY11, and the sixteenth data latched in second even-number flip-flop FE2 724 is output according to C12, corresponding to first carry signal CARRY1.
  • the seventeenth data latched in third odd-number flip-flop FO3 725 is output according to C13, corresponding to second carry signal CARRY2, and the eighteenth data latched in third even-number flip-flop FE3 726 is output according to C14, corresponding to third carry signal CARRY3.
  • the nineteenth data latched in first odd-number extra flip-flop FOX1 733 is output according to C15, corresponding to fourth carry signal CARRY4, and the twentieth data latched in first even-number extra flip-flop FEX1 734 is output according to C16, corresponding to fifth carry signal CARRY5.
  • the twenty-first data latched in second odd-number extra flip-flop FOX2 735 is output according to C17, corresponding to sixth carry signal CARRY6, and the twenty-second data latched in second even-number extra flip-flop FEX2 736 is output according to C18, corresponding to seventh carry signal CARRY7.
  • the first and second data during C1, corresponding to first carry signal CARRY1, are latched in first odd-number flip-flop FO1 721 and first even-number flip-flop FE1 722, respectively, and the latched data are maintained until C7, corresponding to seventh carry signal CARRY7, is generated.
  • the third and fourth data during C2, corresponding to second carry signal CARRY2, are latched in second odd-number flip-flop FO2 723 and second even-number flip-flop FE2 724, respectively, and the latched data are maintained until C8, corresponding to eighth carry signal CARRY8, is generated. Also, the first data latched in first odd-number flip-flop FO1 721 is simultaneously output to OUT -- A at C2.
  • the fifth and sixth data during C3, corresponding to third carry signal CARRY3, are latched in third odd-number flip-flop FO3 725 and third even-number flip-flop FE3 726, respectively, and the latched data are maintained until C9, corresponding to ninth carry signal CARRY9, is generated. Also, the second data latched in first even-number flip-flop FE1 722 is simultaneously output to OUT -- A at C3.
  • the seventh and eighth data during C4, corresponding to fourth carry signal CARRY4, are latched in fourth odd-number flip-flop FO4 727 and fourth even-number flip-flop FE4 728, respectively, and the latched data are maintained until C15, corresponding to fourth carry signal CARRY4, is generated. Also, the third data latched in second odd-number flip-flop FO2 723 is simultaneously output to OUT -- A at C4.
  • the ninth and tenth data during C5, corresponding to fifth carry signal CARRY5, are latched in fifth odd-number flip-flop FO5 729 and fifth even-number flip-flop FE5 730, respectively, and the latched data are maintained until C16, corresponding to fifth carry signal CARRY5, is generated. Also, the fourth data latched in second even-number flip-flop FE2 724 is simultaneously output to OUT -- A at C5.
  • the eleventh and twelfth data during C6, corresponding to sixth carry signal CARRY6, are latched in sixth odd-number flip-flop FO6 731 and sixth even-number flip-flop FE6 732, respectively, and the latched data are maintained until C17, corresponding to sixth carry signal CARRY6, is generated. Also, the fifth data latched in third odd-number flip-flop FO3 725 is simultaneously output to OUT -- A at C6.
  • the thirteenth and fourteenth data during C7, corresponding to seventh carry signal CARRY7, are latched in first odd-number flip-flop FO1 721 and first even-number flip-flop FE1 732, respectively, and the latched data are maintained until C12, corresponding to first carry signal CARRY1, is generated. Also, the sixth data latched in third even-number flip-flop FE3 726 is simultaneously output to OUT -- A at C7.
  • the fifteenth and sixteenth data during C8, corresponding to eighth carry signal CARRY8, are latched in second odd-number flip-flop FO2 723 and second even-number flip-flop FE2 724, respectively, and the latched data are maintained until C13, corresponding to second carry signal CARRY2, is generated. Also, the seventh data latched in fourth odd-number flip-flop FO4 727 and the twelfth data latched in sixth even-number flip-flop FE6 732 are simultaneously output to OUT -- A and OUT -- B, respectively, at C8.
  • the seventeenth and eighteenth data during C9, corresponding to ninth carry signal CARRY9, are latched in third odd-number flip-flop FO3 725 and third even-number flip-flop FE3 726, respectively, and the latched data are maintained until C14, corresponding to third carry signal CARRY3, is generated. Also, the eighth data latched in fourth even-number flip-flop FE4 728 and the thirteenth data latched in first odd-number flip-flop FO1 721 are simultaneously output to OUT -- A and OUT -- B, respectively, at C9.
  • the nineteenth and twentieth data during C10, corresponding to tenth carry signal CARRY10, are latched in first odd-number extra flip-flop FOX1 733 and first even-number extra flip-flop FEX1 734, respectively, and the latched data are maintained until C21, corresponding to tenth carry signal CARRY10, is generated. Also, the ninth data latched in fifth odd-number flip-flop FO5 729 and the fourteenth data latched in first even-number flip-flop FE1 722 are simultaneously output to OUT -- A and OUT -- B, respectively, at C10.
  • the twenty-third and twenty-fourth data during C12, corresponding to first carry signal CARRY1, are latched in first odd-number flip-flop FO1 721 and first even-number flip-flop FE1 722, respectively, and maintained until C18, corresponding to seventh carry signal CARRY7, is generated. Also, the eleventh data latched in sixth odd-number flip-flop FO6 731 and the sixteenth data latched in second even-number flip-flop FE2 724 are simultaneously output to OUT -- A and OUT -- B, respectively, at C12.
  • Data is latched in the first odd-number flip-flop and first even-number flip-flop according to the first and seventh carry signals, in the second odd-number flip-flop and second even-number flip-flop according to the second and eighth carry signals, and in the third odd-number flip-flop and third even-number flip-flop according to the third and ninth carry signals, respectively.
  • data is latched in the fourth odd-number flip-flop and the fourth even-number flip-flop only according to the fourth carry signal, in the fifth odd-number flip-flop and fifth even-number flip-flop only according to the fifth carry signal and in the sixth odd-number flip-flop and sixth even-number flip-flop only according to the sixth carry signal.
  • Data is latched in the first odd-number extra flip-flop and first even-number extra flip-flop only according to the tenth carry signal and in the second odd-number extra flip-flop and second even-number extra flip-flop only according to the eleventh carry signal.
  • the first to eleventh data output as OUT -- A are sequentially output according to the second to eleventh and the first carry signals e.g., C2, C3, . . . , C11, C12. Also, the twenty-third to thirty-third data and forty-fifth to fifty-fifth data are output in the same manner as discussed above.
  • the twelfth to twenty-second data output as OUT -- B are sequentially output according to the eighth to eleventh and first to seventh carry signals, e.g., C8, . . . , C11, according to the eighth to eleventh carry signals, and C12, . . . , C18 according to the first to seventh carry signals. Also, the thirty-fourth to forty-fourth data and fifty-sixth to sixty-sixth data are output in the same manner as discussed above.
  • the input/output data operations will be performed in the same manner as discussed above.
  • the number of output data N is 101
  • 101 carry signals
  • 51 even-number flip-flops, 51 odd-number flip-flops and 4 extra flip-flops are needed.
  • the first to forty-eighth odd-number flip-flops and first to forty-eighth even-number flip-flops operate in the same manner as the first to third odd-number flip-flops and first to third even-number flip-flops of the above described embodiment.
  • the forty-ninth to fifty-first odd-number flip-flops and forty-ninth to fifty-first even-number flip-flops operate in the same manner as the fourth to sixth odd-number flip-flops and fourth to sixth even-number flip-flops of the above described embodiment.
  • the four extra flip-flops operate in the same manner as the first and second odd-number extra flip-flops and first and second even-number extra flip-flops of the above described embodiment.
  • FIGS. 12A through 12E are timing diagrams showing input/output data operations of the interface unit 18 when the number of pixel data "N" stored in each memory of source drive unit 15 shown in FIG. 1 is one hundred three (103).
  • FIG. 12A shows a waveform of main clock MCLK
  • FIG. 12B shows a waveform of the odd-number input data IN -- A
  • FIG. 12C shows a waveform of the even-number input-data IN -- B.
  • FIG. 12D shows data output to the first memory of source drive unit
  • FIG. 12E shows data output to the second memory of source drive unit 15.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Image Processing (AREA)
US08/713,225 1995-12-14 1996-09-12 Graphic system for displaying pixel data on a display unit Expired - Lifetime US6014123A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1019950049696A KR0155934B1 (ko) 1995-12-14 1995-12-14 엑스.지.에이. 그래픽 시스템
KR95-49696 1995-12-14

Publications (1)

Publication Number Publication Date
US6014123A true US6014123A (en) 2000-01-11

Family

ID=19439951

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/713,225 Expired - Lifetime US6014123A (en) 1995-12-14 1996-09-12 Graphic system for displaying pixel data on a display unit

Country Status (4)

Country Link
US (1) US6014123A (ko)
JP (1) JP3936415B2 (ko)
KR (1) KR0155934B1 (ko)
TW (1) TW315447B (ko)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6720943B1 (en) * 1999-04-12 2004-04-13 Lg.Philips Lcd Co., Ltd. Data interface device
US20040150610A1 (en) * 2003-01-25 2004-08-05 Zebedee Patrick A. Shift register
US20110181559A1 (en) * 2010-01-25 2011-07-28 Renesas Electronics Corporation Driver circuit
CN102866872A (zh) * 2012-08-30 2013-01-09 深圳市开立科技有限公司 一种界面图像存储显示方法、装置及设备

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990010293A (ko) * 1997-07-16 1999-02-18 윤종용 액정 표시 장치의 구동 방법
KR100471054B1 (ko) * 2000-11-18 2005-03-07 삼성전자주식회사 컴퓨터 시스템 및 그의 화상처리방법

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5270696A (en) * 1991-03-29 1993-12-14 Oki Electric Industry Co., Ltd. LCD driver circuit
US5307085A (en) * 1991-10-08 1994-04-26 Nec Corporation Display apparatus having shift register of reduced operating frequency
US5481275A (en) * 1992-11-02 1996-01-02 The 3Do Company Resolution enhancement for video display using multi-line interpolation
US5717351A (en) * 1995-03-24 1998-02-10 Sharp Kabushiki Kaisha Integrated circuit
US5739887A (en) * 1994-10-21 1998-04-14 Hitachi, Ltd. Liquid crystal display device with reduced frame portion surrounding display area

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5270696A (en) * 1991-03-29 1993-12-14 Oki Electric Industry Co., Ltd. LCD driver circuit
US5307085A (en) * 1991-10-08 1994-04-26 Nec Corporation Display apparatus having shift register of reduced operating frequency
US5481275A (en) * 1992-11-02 1996-01-02 The 3Do Company Resolution enhancement for video display using multi-line interpolation
US5739887A (en) * 1994-10-21 1998-04-14 Hitachi, Ltd. Liquid crystal display device with reduced frame portion surrounding display area
US5717351A (en) * 1995-03-24 1998-02-10 Sharp Kabushiki Kaisha Integrated circuit

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6720943B1 (en) * 1999-04-12 2004-04-13 Lg.Philips Lcd Co., Ltd. Data interface device
US20040150610A1 (en) * 2003-01-25 2004-08-05 Zebedee Patrick A. Shift register
US7145545B2 (en) * 2003-01-25 2006-12-05 Sharp Kabushiki Kaisha Shift register
US20110181559A1 (en) * 2010-01-25 2011-07-28 Renesas Electronics Corporation Driver circuit
CN102866872A (zh) * 2012-08-30 2013-01-09 深圳市开立科技有限公司 一种界面图像存储显示方法、装置及设备

Also Published As

Publication number Publication date
KR970049405A (ko) 1997-07-29
KR0155934B1 (ko) 1998-11-16
TW315447B (ko) 1997-09-11
JPH09179527A (ja) 1997-07-11
JP3936415B2 (ja) 2007-06-27

Similar Documents

Publication Publication Date Title
US4855728A (en) Method and apparatus for converting display data form
EP0574142B1 (en) Driver circuit for dot matrix display apparatus
JP2002311913A (ja) 液晶表示装置及び制御回路
JP2008107777A (ja) タイミングコントローラ及びこれを備える液晶表示装置
US5856818A (en) Timing control device for liquid crystal display
US6014123A (en) Graphic system for displaying pixel data on a display unit
JPS5911916B2 (ja) 表示デ−タ合成回路
JP3310082B2 (ja) 液晶表示装置および液晶一体型タブレットにおける座標検出方法
JP2634866B2 (ja) 液晶表示装置
KR100263401B1 (ko) 표시장치
KR890008745A (ko) 화상 표시장치
KR100249106B1 (ko) 주사회로 및 매트릭스 형화상 표시장치
US4882578A (en) Character display device
JP2001350452A (ja) 液晶駆動制御装置及び駆動制御方法並びに液晶表示機器
KR100516059B1 (ko) 액정표시장치 구동에 필요한 제어신호 생성장치
JP3937359B2 (ja) 表示データ伝送装置
JPH08272340A (ja) 液晶駆動装置およびそれを用いた携帯機器
KR930002307B1 (ko) 표시 제어회로
JPS60140297A (ja) ドツトマトリクス液晶表示装置駆動回路
JP2001255841A (ja) 表示装置及びその駆動回路と信号伝送方法
JPS6020764B2 (ja) マトリクス表示装置
KR100594197B1 (ko) 문자형 액정구동장치
JP2820998B2 (ja) 発光素子ドットマトリクスディスプレイのスクロール回路
JP2001282186A (ja) Ｌｅｄ表示装置
KR960000276B1 (ko) 비디오 신호 프레임 변환장치

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JUNG, TAE-BO;REEL/FRAME:008238/0151

Effective date: 19961014

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: SAMSUNG DISPLAY CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG ELECTRONICS CO., LTD.;REEL/FRAME:028984/0774

Effective date: 20120904