US10177055B2 - Packaging structure of integrated sensor - Google Patents

Packaging structure of integrated sensor Download PDF

Info

Publication number
US10177055B2
US10177055B2 US15/559,780 US201515559780A US10177055B2 US 10177055 B2 US10177055 B2 US 10177055B2 US 201515559780 A US201515559780 A US 201515559780A US 10177055 B2 US10177055 B2 US 10177055B2
Authority
US
United States
Prior art keywords
sensor
asic chip
chip
substrate
asic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US15/559,780
Other versions
US20180068914A1 (en
Inventor
Luyu Duanmu
Junde Zhang
Qinglin Song
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Weifang Goertek Microelectronics Co Ltd
Original Assignee
Goertek Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Goertek Inc filed Critical Goertek Inc
Assigned to GOERTEK.INC reassignment GOERTEK.INC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DUANMU, Luyu, SONG, QINGLIN, ZHANG, Junde
Publication of US20180068914A1 publication Critical patent/US20180068914A1/en
Application granted granted Critical
Publication of US10177055B2 publication Critical patent/US10177055B2/en
Assigned to Weifang Goertek Microelectronics Co., Ltd. reassignment Weifang Goertek Microelectronics Co., Ltd. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GOERTEK, INC.
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
    • B81B7/0032—Packages or encapsulation
    • B81B7/0064—Packages or encapsulation for protecting against electromagnetic or electrostatic interferences
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
    • B81B7/02—Microstructural systems; Auxiliary parts of microstructural devices or systems containing distinct electrical or optical devices of particular relevance for their function, e.g. microelectro-mechanical systems [MEMS]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B2201/00—Specific applications of microelectromechanical systems
    • B81B2201/02—Sensors
    • B81B2201/0257—Microphones or microspeakers
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B2201/00—Specific applications of microelectromechanical systems
    • B81B2201/02—Sensors
    • B81B2201/0264—Pressure sensors
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B2207/00—Microstructural systems or auxiliary parts thereof
    • B81B2207/01—Microstructural systems or auxiliary parts thereof comprising a micromechanical device connected to control or processing electronics, i.e. Smart-MEMS
    • B81B2207/012—Microstructural systems or auxiliary parts thereof comprising a micromechanical device connected to control or processing electronics, i.e. Smart-MEMS the micromechanical device and the control or processing electronics being separate parts in the same package
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2203/00—Forming microstructural systems
    • B81C2203/01—Packaging MEMS
    • B81C2203/0109—Bonding an individual cap on the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1433—Application-specific integrated circuit [ASIC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15313—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a land array, e.g. LGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/162—Disposition
    • H01L2924/16251—Connecting to an item not being a semiconductor or solid-state body, e.g. cap-to-substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding

Definitions

  • the present invention relates to packaging structure and method of an integrated sensor.
  • An integrated sensor is a sensor chip in which multiple sensor units are integrated (such as an integrated sensor integrated by a pressure sensor unit and a temperature sensor unit), and is used as a separate chip capable of simultaneously realizing multiple sensing functions.
  • the packaging of the integrated sensor is typically implemented in a manner that MEMS sensor chips and ASIC chips of all sensor units are surface-mounted on a substrate, and finally, the substrate with the MEMS sensor chips and the ASIC chips are packaged in a cavity for integration.
  • a shell 2 covers a first substrate 1 to form a large cavity in a surrounding manner, and two sensor units surface-mounted on the first substrate 1 are arranged in the cavity.
  • One of the sensor units comprises an MEMS sensor chip 3 and an ASIC chip 5 which are electrically connected with each other via a lead 4 , and the AISC chip 5 is connected to the first substrate 1 via a lead.
  • the other sensor unit comprises an MEMS sensor chip 8 and an ASIC chip 7 which are also electrically connected with each other via a lead, and the AISC chip 7 is connected to the first substrate 1 via a lead.
  • the shell 2 is provided with an opening 6 required by the sensor units for sensing; a bonding pad 9 is arranged on the back surface of the first substrate 1 ; and the sensor units are electrically connected to an external circuit via the bonding pad 9 .
  • This existing packaging manner of the integrated sensor is implemented by packaging all sensor units thereof in the cavity. However, for some sensor units whose ASIC chips can be easily interfered, other sensor units will interfere with the ASIC chips in aspects of electricity, magnetism, heat and light, seriously affecting the performance of these sensor units and the overall performance of the integrated sensor.
  • One object of this invention is to provide a new technical solution for shielding certain ASIC chips in an integrated sensor to prevent the ASIC chips from being interfered by other sensor units.
  • a packaging structure of an integrated sensor comprises: a first substrate and a first shell which form a first package cavity in a surrounding manner, as well as a plurality of sensors arranged in the first package cavity, wherein each sensor comprises an MEMS sensor chip and an ASIC chip electrically connected to the MEMS sensor chip, and a shielding structure is arranged outside the ASIC chip of at least one sensor inside the first package cavity.
  • the shielding structure comprises an insulating adhesive wrapping an electrical connection portion of the ASIC chip and a conductive adhesive shielding cover fully covering the ASIC chip.
  • the bottom of the ASIC chip provided with the shielding structure is electrically connected to a circuit on the first substrate, and the ASIC chip is electrically connected to a corresponding MEMS sensor chip and an external circuit via the circuit on the first substrate, respectively.
  • the shielding structure comprises a second shell arranged outside the ASIC chip; and the second shell and the first substrate form a second package cavity in a surrounding manner to package the ASIC chip inside the second package cavity in an isolated manner.
  • the shielding structure is arranged outside an ASIC chip of a sensitive sensor in the plurality of sensors, or the shielding structure is arranged outside an ASIC chip of a sensor that acts as an interfering source.
  • the plurality of sensors comprises a pressure sensor, a microphone and a humidity sensor.
  • the shielding structures are respectively arranged outside an ASIC chip of the microphone and an ASIC chip of the humidity sensor, or the shielding structure is arranged outside an ASIC chip of the pressure sensor.
  • the sensors are directly arranged on the first substrate or are arranged on the first substrate via a second substrate.
  • a packaging method of an integrated sensor comprises the following steps: S 1 , providing a plurality of sensors and a substrate, each sensor comprising an MEMS sensor chip and an ASIC chip; S 2 , surface-mounting an ASIC chip to be shielded and a corresponding MEMS sensor chip on the substrate and completing corresponding electrical connections; S 3 , wrapping an electrical connection portion of the ASIC chip to be shielded with an insulating adhesive, and then fully covering the ASIC chip to be shielded with a conductive adhesive from the above; or forming a second package cavity through a second shell and the substrate in a surrounding manner to package the ASIC chip to be shielded inside the second package cavity in an isolated manner; S 4 , surface-mounting the other sensors on the substrate and completing corresponding electrical connections; and S 5 , forming a first package cavity through a first shell and the substrate to package all the sensors in the first package cavity.
  • step S 4 is performed before step S 2 or before step S 3 .
  • step S 2 the bottom of the ASIC chip to be shielded is enabled to be electrically connected to a circuit on the substrate, and the ASIC chip is electrically connected to a corresponding MEMS sensor chip and an external circuit via the circuit on the substrate, respectively.
  • the shielding structure is arranged outside an ASIC chip, which can be easily interfered, of an sensor unit in the integrated sensor, so that the ASIC chip is packaged in an isolated manner with respect to other sensor units, protecting the ASIC chip from being interfered by the other sensor units in the integrated sensor, and effectively improving the performance of this sensor unit and the overall performance of the integrated sensor.
  • FIG. 1 and FIG. 2 are schematic diagram of a packaging structure of an existing integrated sensor.
  • FIG. 3 and FIG. 4 are schematic diagram of a packaging structure of an integrated sensor according to a first embodiment of the present invention.
  • FIG. 5 is a schematic diagram of a packaging structure of the integrated sensor according to a second embodiment of the present invention.
  • FIG. 6 is a schematic diagram of a packaging structure of the integrated sensor according to a third embodiment of the present invention.
  • FIG. 7 shows a flow chart of a packaging method of an integrated sensor provided of the present invention.
  • An integrated sensor comprises a plurality of sensor units, some of which are relatively more sensitive. That is, these sensitive sensor units that are more likely to be interfered by other sensor units in the integrated sensor are called as “sensitive sensors”. In addition, sensor units that interfere with the sensitive sensors are called as “sensors that act as interfering sources”. In the present invention, shielding structures may be arranged outside the ASIC chips of these sensitive sensors, or may be arranged outside the ASIC chips of the sensors that act as the interfering sources.
  • the pressure sensor releases electromagnetic signals and heat as the interfering sources; while an ASIC chip of the microphone can be easily interfered by the electromagnetic signals released from the pressure sensor, and an ASIC chip of the humidity sensor can be easily interfered by the heat released from the pressure sensor. Therefore, in the present invention, the shielding structures are respectively arranged outside the ASIC chips of the microphone and the humidity sensor.
  • the shielding structure may be arranged outside the ASIC chip of the pressure sensor that serves as the interfering source, so that a technical effect of shielding interference caused by the pressure sensor on the other sensors is realized.
  • those skilled in the art can determine other sensitive ASIC chips that are required to be shielded based on an application product and an environment, which should also be within the protective scope of the present invention.
  • FIG. 3 and FIG. 4 respectively show a packaging structure of an integrated sensor according to a first embodiment.
  • the packaging structure comprises a first substrate 1 , a first shell 2 and two sensor units, wherein the first shell 2 and the first substrate 1 form a first package cavity in a surrounding manner, and the two sensor units are arranged in the first package cavity.
  • the second sensor unit comprises an MEMS sensor chip 8 and an ASIC chip 7 that are electrically connected with each other via a lead, and the AISC chip 7 is likewise connected to the first substrate 1 via a lead.
  • the first sensor unit comprises an MEMS sensor chip 3 and an ASIC chip 5 .
  • the bottom of the AISC chip 5 is electrically connected to a circuit 12 on the first substrate 1 through welding, metal wire bonding or the like.
  • the MEMS sensor chip 3 is connected to the circuit 12 on the first substrate 1 via a lead 4 , so that the ASIC chip 5 can be electrically connected to the corresponding MEMS sensor chip 3 and an external circuit 13 through the circuit 12 on the first substrate 1 , respectively, facilitating subsequent shielding processing on the ASIC chip 5 .
  • the shielding of the ASIC chip 5 is implemented via an insulating adhesive 11 and a conductive adhesive shielding cover 10 .
  • the insulating adhesive 11 is injected to the bottom of the ASIC chip 5 to wrap an electrical connection portion of the ASIC chip 5 , and then, a conductive adhesive is injected from the above to fully cover the ASIC chip 5 to form the conductive adhesive shielding cover 10 for shielding the ASIC chip 5 .
  • the first shell 2 is provided with an opening 6 required by the sensor units for sensing.
  • a bonding pad 9 is arranged on the back surface of the first substrate 1 , and the two sensor units are electrically connected to the external circuit via the bonding pad 9 .
  • FIG. 5 shows a packaging structure of the integrated sensor according to a second embodiment, which differs from the first embodiment shown in FIG. 3 in that the shielding of the ASIC chip 5 is implemented via a second shell 14 .
  • the second shell 14 and the first substrate 1 form a second package cavity in a surrounding manner to package the ASIC chip 5 inside the second package cavity in an isolated manner.
  • FIG. 6 shows a packaging structure of the integrated sensor according to a third embodiment, which differs from the first embodiment shown in FIG. 3 in that the second sensor unit is arranged on the first substrate 1 indirectly via a second substrate 15 rather than is directly arranged on the first substrate 1 .
  • the second sensor unit is surface-mounted on the second substrate 15 , and is connected to the external circuit via the bonding pad 9 on the back surface of the first substrate 1 .
  • external stress is transferred to the first substrate 1 , and is then buffered and absorbed by the second substrate 15 , thereby protecting the sensor unit and enabling the performance of the sensor unit to be more stable.
  • the second substrate 15 is designed as a buffering part, so that a data error of the pressure sensor caused by the external stress is avoided, improving the sensitivity of the pressure sensor unit.
  • the first shell 2 and the second shell 14 may be metal shells or shells formed by substrates.
  • the sensor units may also be designed in an integrated manner in the present invention to reduce space waste, optimize the processing procedures, and improve the package efficiency and a product yield.
  • the present invention provides three integration manners: 1, an MEMS sensor chip and an ASIC chip of a sensor unit are integrated together; 2, ASIC chips of sensor units that will not interfere with each other are integrated together; and 3, MEMS sensor chips of the sensor units that will not interfere with each other are integrated together.
  • FIG. 7 shows a flow chart of a packaging method of an integrated sensor provided by the present invention.
  • the packaging method comprises the following steps: S 1 , providing a plurality of sensors and a substrate, each sensor comprising an MEMS sensor chip and an ASIC chip; S 2 , surface-mounting an ASIC chip to be shielded and a corresponding MEMS sensor chip on the substrate and completing corresponding electrical connections; S 3 , wrapping an electrical connection portion of the ASIC chip to be shielded with an insulating adhesive, and then fully covering the ASIC chip to be shielded with a conductive adhesive from the above; or forming a second package cavity through a second shell and the substrate in a surrounding manner to package the ASIC chip to be shielded inside the second package cavity in an isolated manner; S 4 , surface-mounting the other sensors on the substrate and completing corresponding electrical connections; and S 5 , forming a first package cavity through a first shell and the substrate to package all the sensors in the first package cavity.
  • Step S 4 may be performed before step S 2 or before step S 3 .
  • step S 2 the bottom of the ASIC chip to be shielded is enabled to be electrically connected to a circuit on the substrate, and the ASIC chip is electrically connected to a corresponding MEMS sensor chip and an external circuit via the circuit on the substrate, respectively.
  • the sensors may be directly arranged on the first substrate or may be arranged on the first substrate via a second substrate.
  • the first shell and the second shell may be metal shells or shells formed by substrates.
  • the shielding structure is arranged outside an ASIC chip, which can be easily interfered, of an sensor unit in the integrated sensor, so that the ASIC chip is packaged in an isolated manner with respect to other sensor units, protecting the ASIC chip from being interfered by the other sensor units in the integrated sensor, and effectively improving the performance of this sensor unit and the overall performance of the integrated sensor.
  • the shielding cover for shielding the ASIC chip may be formed by the conductive adhesive, so that the process is easy to implement and the shielding effect is excellent.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Electromagnetism (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Pressure Sensors (AREA)
  • Micromachines (AREA)

Abstract

Provided are an encapsulation structure and encapsulation method for an integrated sensor. The encapsulation structure comprises: a first substrate (1) and a first outer housing (2), the first outer housing and first substrate enclosing a first encapsulation cavity; a plurality of sensors arranged inside the first encapsulation cavity, each of the sensors comprising MEMS sensor chips (3, 8) and ASIC chips (5, 7) electrically connected to the MEMS sensor chips; inside the first encapsulation cavity, the exterior of the ASIC chip of at least one of the sensors is provided with a shielding structure. Arranging a shielding structure on the exterior of the ASIC chip in the integrated sensor and likely to be subjected to interference causes the ASIC chip to be encapsulated in isolation from other sensor units, preventing the other sensor units in the integrated sensor from interfering with the ASIC chip, and effectively improving the performance of the sensor unit and the overall performance of the integrated sensor.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
This application is a national stage application, filed under 35 U.S.C. § 371, of International Application No. PCT/CN2015/096911, filed Dec. 10, 2015, which application claims further benefit and priority to Chinese Application No. 201510180610.9, filed Apr. 16, 2015, the contents of both of which as are hereby incorporated by reference in their entirety.
BACKGROUND Technical Field
The present invention relates to packaging structure and method of an integrated sensor.
Description of Related Art
An integrated sensor is a sensor chip in which multiple sensor units are integrated (such as an integrated sensor integrated by a pressure sensor unit and a temperature sensor unit), and is used as a separate chip capable of simultaneously realizing multiple sensing functions. At present, the packaging of the integrated sensor is typically implemented in a manner that MEMS sensor chips and ASIC chips of all sensor units are surface-mounted on a substrate, and finally, the substrate with the MEMS sensor chips and the ASIC chips are packaged in a cavity for integration. For example, as shown in FIGS. 1 and 2, a shell 2 covers a first substrate 1 to form a large cavity in a surrounding manner, and two sensor units surface-mounted on the first substrate 1 are arranged in the cavity. One of the sensor units comprises an MEMS sensor chip 3 and an ASIC chip 5 which are electrically connected with each other via a lead 4, and the AISC chip 5 is connected to the first substrate 1 via a lead. The other sensor unit comprises an MEMS sensor chip 8 and an ASIC chip 7 which are also electrically connected with each other via a lead, and the AISC chip 7 is connected to the first substrate 1 via a lead. The shell 2 is provided with an opening 6 required by the sensor units for sensing; a bonding pad 9 is arranged on the back surface of the first substrate 1; and the sensor units are electrically connected to an external circuit via the bonding pad 9.
This existing packaging manner of the integrated sensor is implemented by packaging all sensor units thereof in the cavity. However, for some sensor units whose ASIC chips can be easily interfered, other sensor units will interfere with the ASIC chips in aspects of electricity, magnetism, heat and light, seriously affecting the performance of these sensor units and the overall performance of the integrated sensor.
BRIEF SUMMARY
One object of this invention is to provide a new technical solution for shielding certain ASIC chips in an integrated sensor to prevent the ASIC chips from being interfered by other sensor units.
According to a first aspect of the present invention, there is provided a packaging structure of an integrated sensor. The packaging structure comprises: a first substrate and a first shell which form a first package cavity in a surrounding manner, as well as a plurality of sensors arranged in the first package cavity, wherein each sensor comprises an MEMS sensor chip and an ASIC chip electrically connected to the MEMS sensor chip, and a shielding structure is arranged outside the ASIC chip of at least one sensor inside the first package cavity.
Alternatively or optionally, the shielding structure comprises an insulating adhesive wrapping an electrical connection portion of the ASIC chip and a conductive adhesive shielding cover fully covering the ASIC chip.
Alternatively or optionally, the bottom of the ASIC chip provided with the shielding structure is electrically connected to a circuit on the first substrate, and the ASIC chip is electrically connected to a corresponding MEMS sensor chip and an external circuit via the circuit on the first substrate, respectively.
Alternatively or optionally, the shielding structure comprises a second shell arranged outside the ASIC chip; and the second shell and the first substrate form a second package cavity in a surrounding manner to package the ASIC chip inside the second package cavity in an isolated manner.
Alternatively or optionally, the shielding structure is arranged outside an ASIC chip of a sensitive sensor in the plurality of sensors, or the shielding structure is arranged outside an ASIC chip of a sensor that acts as an interfering source.
Alternatively or optionally, the plurality of sensors comprises a pressure sensor, a microphone and a humidity sensor. The shielding structures are respectively arranged outside an ASIC chip of the microphone and an ASIC chip of the humidity sensor, or the shielding structure is arranged outside an ASIC chip of the pressure sensor.
Alternatively or optionally, the sensors are directly arranged on the first substrate or are arranged on the first substrate via a second substrate.
According to a second aspect of the present invention, there is provided a packaging method of an integrated sensor. The packaging method comprises the following steps: S1, providing a plurality of sensors and a substrate, each sensor comprising an MEMS sensor chip and an ASIC chip; S2, surface-mounting an ASIC chip to be shielded and a corresponding MEMS sensor chip on the substrate and completing corresponding electrical connections; S3, wrapping an electrical connection portion of the ASIC chip to be shielded with an insulating adhesive, and then fully covering the ASIC chip to be shielded with a conductive adhesive from the above; or forming a second package cavity through a second shell and the substrate in a surrounding manner to package the ASIC chip to be shielded inside the second package cavity in an isolated manner; S4, surface-mounting the other sensors on the substrate and completing corresponding electrical connections; and S5, forming a first package cavity through a first shell and the substrate to package all the sensors in the first package cavity.
Alternatively or optionally, step S4 is performed before step S2 or before step S3.
Alternatively or optionally, in step S2, the bottom of the ASIC chip to be shielded is enabled to be electrically connected to a circuit on the substrate, and the ASIC chip is electrically connected to a corresponding MEMS sensor chip and an external circuit via the circuit on the substrate, respectively.
In the present invention, the shielding structure is arranged outside an ASIC chip, which can be easily interfered, of an sensor unit in the integrated sensor, so that the ASIC chip is packaged in an isolated manner with respect to other sensor units, protecting the ASIC chip from being interfered by the other sensor units in the integrated sensor, and effectively improving the performance of this sensor unit and the overall performance of the integrated sensor.
Further features of the present invention and advantages thereof will become apparent from the following detailed description of exemplary embodiments according to the present invention with reference to the attached drawings.
BRIEF DESCRIPTION OF THE FIGURES
The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention and, together with the description thereof, serve to explain the principles of the invention.
FIG. 1 and FIG. 2 are schematic diagram of a packaging structure of an existing integrated sensor.
FIG. 3 and FIG. 4 are schematic diagram of a packaging structure of an integrated sensor according to a first embodiment of the present invention.
FIG. 5 is a schematic diagram of a packaging structure of the integrated sensor according to a second embodiment of the present invention.
FIG. 6 is a schematic diagram of a packaging structure of the integrated sensor according to a third embodiment of the present invention.
FIG. 7 shows a flow chart of a packaging method of an integrated sensor provided of the present invention.
 DETAILED DESCRIPTION OF VARIOUS EMBODIMENTS
Various exemplary embodiments of the present invention will now be described in detail with reference to the drawings. It should be noted that the relative arrangement of the components and steps, the numerical expressions, and numerical values set forth in these embodiments do not limit the scope of the present invention unless it is specifically stated otherwise.
The following description of at least one exemplary embodiment is merely illustrative in nature and is in no way intended to limit the invention, its application, or uses.
Techniques, methods and apparatus as known by one of ordinary skill in the relevant art may not be discussed in detail but are intended to be part of the specification where appropriate.
In all of the examples illustrated and discussed herein, any specific values should be interpreted to be illustrative only and non-limiting. Thus, other examples of the exemplary embodiments could have different values.
Notice that similar reference numerals and letters refer to similar items in the following figures, and thus once an item is defined in one figure, it is possible that it need not be further discussed for following figures.
An integrated sensor comprises a plurality of sensor units, some of which are relatively more sensitive. That is, these sensitive sensor units that are more likely to be interfered by other sensor units in the integrated sensor are called as “sensitive sensors”. In addition, sensor units that interfere with the sensitive sensors are called as “sensors that act as interfering sources”. In the present invention, shielding structures may be arranged outside the ASIC chips of these sensitive sensors, or may be arranged outside the ASIC chips of the sensors that act as the interfering sources. For example, in an integrated sensor comprising a pressure sensor, a microphone and a humidity sensor, the pressure sensor releases electromagnetic signals and heat as the interfering sources; while an ASIC chip of the microphone can be easily interfered by the electromagnetic signals released from the pressure sensor, and an ASIC chip of the humidity sensor can be easily interfered by the heat released from the pressure sensor. Therefore, in the present invention, the shielding structures are respectively arranged outside the ASIC chips of the microphone and the humidity sensor. Optionally, in another embodiment, the shielding structure may be arranged outside the ASIC chip of the pressure sensor that serves as the interfering source, so that a technical effect of shielding interference caused by the pressure sensor on the other sensors is realized. On the basis of the present invention, those skilled in the art can determine other sensitive ASIC chips that are required to be shielded based on an application product and an environment, which should also be within the protective scope of the present invention.
FIG. 3 and FIG. 4 respectively show a packaging structure of an integrated sensor according to a first embodiment. Referring to FIG. 3 and FIG. 4, the packaging structure comprises a first substrate 1, a first shell 2 and two sensor units, wherein the first shell 2 and the first substrate 1 form a first package cavity in a surrounding manner, and the two sensor units are arranged in the first package cavity. The second sensor unit comprises an MEMS sensor chip 8 and an ASIC chip 7 that are electrically connected with each other via a lead, and the AISC chip 7 is likewise connected to the first substrate 1 via a lead. The first sensor unit comprises an MEMS sensor chip 3 and an ASIC chip 5. The bottom of the AISC chip 5 is electrically connected to a circuit 12 on the first substrate 1 through welding, metal wire bonding or the like. Likewise, the MEMS sensor chip 3 is connected to the circuit 12 on the first substrate 1 via a lead 4, so that the ASIC chip 5 can be electrically connected to the corresponding MEMS sensor chip 3 and an external circuit 13 through the circuit 12 on the first substrate 1, respectively, facilitating subsequent shielding processing on the ASIC chip 5. In the first embodiment, the shielding of the ASIC chip 5 is implemented via an insulating adhesive 11 and a conductive adhesive shielding cover 10. In the implementation, first, the insulating adhesive 11 is injected to the bottom of the ASIC chip 5 to wrap an electrical connection portion of the ASIC chip 5, and then, a conductive adhesive is injected from the above to fully cover the ASIC chip 5 to form the conductive adhesive shielding cover 10 for shielding the ASIC chip 5. The first shell 2 is provided with an opening 6 required by the sensor units for sensing. A bonding pad 9 is arranged on the back surface of the first substrate 1, and the two sensor units are electrically connected to the external circuit via the bonding pad 9.
FIG. 5 shows a packaging structure of the integrated sensor according to a second embodiment, which differs from the first embodiment shown in FIG. 3 in that the shielding of the ASIC chip 5 is implemented via a second shell 14. The second shell 14 and the first substrate 1 form a second package cavity in a surrounding manner to package the ASIC chip 5 inside the second package cavity in an isolated manner.
FIG. 6 shows a packaging structure of the integrated sensor according to a third embodiment, which differs from the first embodiment shown in FIG. 3 in that the second sensor unit is arranged on the first substrate 1 indirectly via a second substrate 15 rather than is directly arranged on the first substrate 1. The second sensor unit is surface-mounted on the second substrate 15, and is connected to the external circuit via the bonding pad 9 on the back surface of the first substrate 1. During assembling and operation processes of the sensor unit, external stress is transferred to the first substrate 1, and is then buffered and absorbed by the second substrate 15, thereby protecting the sensor unit and enabling the performance of the sensor unit to be more stable. In particular, for a pressure sensor unit, the second substrate 15 is designed as a buffering part, so that a data error of the pressure sensor caused by the external stress is avoided, improving the sensitivity of the pressure sensor unit.
The first shell 2 and the second shell 14 may be metal shells or shells formed by substrates.
In the above embodiments, as each chip needs to be separately surface-mounted and electrically connected, there are numerous procedures, the efficiency is low, and a number of hidden troubles is greatly increased. Moreover, an assembling safety space is required to be left between every two chips, so that the overall space of a product is wasted. In order to separate the cavities better, the sensor units may also be designed in an integrated manner in the present invention to reduce space waste, optimize the processing procedures, and improve the package efficiency and a product yield. The present invention provides three integration manners: 1, an MEMS sensor chip and an ASIC chip of a sensor unit are integrated together; 2, ASIC chips of sensor units that will not interfere with each other are integrated together; and 3, MEMS sensor chips of the sensor units that will not interfere with each other are integrated together.
FIG. 7 shows a flow chart of a packaging method of an integrated sensor provided by the present invention. The packaging method comprises the following steps: S1, providing a plurality of sensors and a substrate, each sensor comprising an MEMS sensor chip and an ASIC chip; S2, surface-mounting an ASIC chip to be shielded and a corresponding MEMS sensor chip on the substrate and completing corresponding electrical connections; S3, wrapping an electrical connection portion of the ASIC chip to be shielded with an insulating adhesive, and then fully covering the ASIC chip to be shielded with a conductive adhesive from the above; or forming a second package cavity through a second shell and the substrate in a surrounding manner to package the ASIC chip to be shielded inside the second package cavity in an isolated manner; S4, surface-mounting the other sensors on the substrate and completing corresponding electrical connections; and S5, forming a first package cavity through a first shell and the substrate to package all the sensors in the first package cavity.
Step S4 may be performed before step S2 or before step S3.
In step S2, the bottom of the ASIC chip to be shielded is enabled to be electrically connected to a circuit on the substrate, and the ASIC chip is electrically connected to a corresponding MEMS sensor chip and an external circuit via the circuit on the substrate, respectively.
The sensors may be directly arranged on the first substrate or may be arranged on the first substrate via a second substrate.
The first shell and the second shell may be metal shells or shells formed by substrates.
In the present invention, the shielding structure is arranged outside an ASIC chip, which can be easily interfered, of an sensor unit in the integrated sensor, so that the ASIC chip is packaged in an isolated manner with respect to other sensor units, protecting the ASIC chip from being interfered by the other sensor units in the integrated sensor, and effectively improving the performance of this sensor unit and the overall performance of the integrated sensor. In particular, the shielding cover for shielding the ASIC chip may be formed by the conductive adhesive, so that the process is easy to implement and the shielding effect is excellent.
Although some specific embodiments of the present invention have been demonstrated in detail with examples, it should be understood by a person skilled in the art that the above examples are only intended to be illustrative but not to limit the scope of the present invention.

Claims (15)

What is claimed is:
1. A packaging structure of an integrated sensor, the packaging structure comprising:
a first substrate,
a first shell, the first shell and the first substrate defining a first package cavity in a surrounding manner, and
a plurality of sensors arranged in the first package cavity,
wherein:
each sensor comprises an MEMS sensor chip and an ASIC chip electrically connected to the MEMS sensor chip,
a shielding structure is arranged outside the ASIC chip of at least one sensor and is arranged inside the first package cavity to shield the ASIC chip, and
the shielding structure comprises an insulating adhesive wrapping an electrical connection portion of the ASIC chip and a conductive adhesive shielding cover fully covering the ASIC chip.
2. The structure of claim 1, wherein:
a bottom of the ASIC chip, outside which the shielding structure is arranged, is electrically connected to a circuit on the first substrate, and
the ASIC chip is electrically connected to a corresponding MEMS sensor chip and an external circuit via the circuit on the first substrate, respectively.
3. The structure of claim 1, wherein the shielding structure is arranged outside an ASIC chip of a sensitive sensor in the plurality of sensors.
4. The structure of claim 1, wherein the shielding structure is arranged outside an ASIC chip of a sensor that acts as an interfering source.
5. The structure of claim 1, wherein at least one of:
the plurality of sensors comprise a pressure sensor, a microphone and a humidity sensor;
the shielding structures are respectively arranged outside ASIC chips of the microphone and the humidity sensor; or
the shielding structure is arranged outside an ASIC chip of the pressure sensor.
6. The structure of claim 1, wherein the sensors are directly arranged on the first substrate.
7. A packaging structure of an integrated sensor, the packaging structure comprising:
a first substrate,
a first shell, the first shell and the first substrate defining a first package cavity in a surrounding manner, and
a plurality of sensors arranged in the first package cavity,
wherein:
each sensor comprises an MEMS sensor chip and an ASIC chip electrically connected to the MEMS sensor chip,
a shielding structure is arranged outside the ASIC chip of at least one sensor and is arranged inside the first package cavity to shield the ASIC chip,
a bottom of the ASIC chip, outside which the shielding structure is arranged, is electrically connected to a circuit on the first substrate, and
the ASIC chip is electrically connected to a corresponding MEMS sensor chip and an external circuit via the circuit on the first substrate, respectively.
8. The structure of claim 7, wherein the shielding structure is arranged outside an ASIC chip of a sensitive sensor in the plurality of sensors.
9. The structure of claim 7, wherein the shielding structure is arranged outside an ASIC chip of a sensor that acts as an interfering source.
10. The structure of claim 7, wherein at least one of:
the plurality of sensors comprise a pressure sensor, a microphone and a humidity sensor;
the shielding structures are respectively arranged outside ASIC chips of the microphone and the humidity sensor; or
the shielding structure is arranged outside an ASIC chip of the pressure sensor.
11. The structure of claim 7, wherein the sensors are directly arranged on the first substrate.
12. A packaging structure of an integrated sensor, the packaging structure comprising:
a first substrate,
a first shell, the first shell and the first substrate defining a first package cavity in a surrounding manner, and
a plurality of sensors arranged in the first package cavity,
wherein:
each sensor comprises an MEMS sensor chip and an ASIC chip electrically connected to the MEMS sensor chip, and
a shielding structure is arranged outside the ASIC chip of at least one sensor and is arranged inside the first package cavity to shield the ASIC chip, and
at least one of:
the plurality of sensors comprise a pressure sensor, a microphone and a humidity sensor;
the shielding structures are respectively arranged outside ASIC chips of the microphone and the humidity sensor; or
the shielding structure is arranged outside an ASIC chip of the pressure sensor.
13. The structure of claim 12, wherein the shielding structure is arranged outside an ASIC chip of a sensitive sensor in the plurality of sensors.
14. The structure of claim 12, wherein the shielding structure is arranged outside an ASIC chip of a sensor that acts as an interfering source.
15. The structure of claim 12, wherein the sensors are directly arranged on the first substrate.
US15/559,780 2015-04-16 2015-12-10 Packaging structure of integrated sensor Active US10177055B2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201510180610.9A CN104779213B (en) 2015-04-16 2015-04-16 The encapsulating structure and method for packing of integrated sensor
CN201510180610.9 2015-04-16
CN201510180610 2015-04-16
PCT/CN2015/096911 WO2016165361A1 (en) 2015-04-16 2015-12-10 Encapsulation structure and encapsulation method for integrated sensor

Publications (2)

Publication Number Publication Date
US20180068914A1 US20180068914A1 (en) 2018-03-08
US10177055B2 true US10177055B2 (en) 2019-01-08

Family

ID=53620609

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/559,780 Active US10177055B2 (en) 2015-04-16 2015-12-10 Packaging structure of integrated sensor

Country Status (3)

Country Link
US (1) US10177055B2 (en)
CN (1) CN104779213B (en)
WO (1) WO2016165361A1 (en)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104779213B (en) 2015-04-16 2017-12-15 歌尔股份有限公司 The encapsulating structure and method for packing of integrated sensor
CN106185783A (en) * 2015-05-29 2016-12-07 意法半导体股份有限公司 The sensor cluster of encapsulation
KR101843249B1 (en) * 2016-03-08 2018-03-28 삼성전기주식회사 Electric component module and method for measuring shielding therein
CN108962837B (en) * 2017-05-17 2020-02-18 上海磁宇信息科技有限公司 SoC chip local magnetic shielding packaging method and SoC chip local magnetic shielding packaging piece
CN107271029A (en) * 2017-06-06 2017-10-20 纽威仕微电子（无锡）有限公司 A kind of hydrophone integration module and its manufacturing process
CN109348389B (en) * 2018-12-07 2024-05-24 歌尔微电子股份有限公司 Combined sensor and electronic device
CN109462807B (en) * 2018-12-21 2024-03-15 潍坊歌尔微电子有限公司 Electric connection structure and electronic equipment of sensor
CN109850839B (en) * 2019-04-01 2023-12-08 无锡韦感半导体有限公司 Micro-electromechanical sensor packaging structure and manufacturing method
CN109883456B (en) * 2019-04-02 2024-06-28 江苏多维科技有限公司 Magnetoresistive inertial sensor chip
CN110118702A (en) * 2019-04-23 2019-08-13 瑞声声学科技(深圳)有限公司 A kind of glass breaking detection device and method
CN110219896A (en) * 2019-05-22 2019-09-10 浙江优特轴承有限公司 It is integrated with the spindle bearing structure of sensor
US10841710B1 (en) * 2019-06-20 2020-11-17 Solid State System Co., Ltd. Package structure of micro-electro-mechanical-system microphone package and method for packaging the same
CN110534444B (en) * 2019-07-26 2021-04-13 南通通富微电子有限公司 Forming method of packaging structure
US20220246540A1 (en) * 2019-07-26 2022-08-04 Nantong Tongfu Microelectronics Co., Ltd Packaging structure and formation method thereof
CN110718472B (en) * 2019-07-26 2021-11-05 南通通富微电子有限公司 Forming method of packaging structure
CN110783208B (en) * 2019-07-26 2021-11-05 南通通富微电子有限公司 Forming method of packaging structure
CN110534443B (en) * 2019-07-26 2021-04-13 南通通富微电子有限公司 Forming method of packaging structure
CN111439718A (en) * 2020-03-27 2020-07-24 歌尔微电子有限公司 Sensor packaging structure, electronic device and packaging method
CN111422819B (en) * 2020-03-30 2023-05-30 歌尔微电子股份有限公司 Sensor packaging structure, packaging method thereof and electronic equipment
CN111463190B (en) * 2020-04-10 2022-02-25 青岛歌尔智能传感器有限公司 Sensor, manufacturing method thereof and electronic device
CN212572884U (en) * 2020-06-30 2021-02-19 瑞声声学科技(深圳)有限公司 Microphone (CN)
CN112551480A (en) * 2020-11-17 2021-03-26 瑞声新能源发展(常州)有限公司科教城分公司 Manufacturing method of MEMS sensor
CN115064450B (en) * 2022-08-17 2022-12-02 深圳新声半导体有限公司 Packaging method for radio frequency front-end module and radio frequency module packaging structure

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020146200A1 (en) * 2001-03-16 2002-10-10 Kudrle Thomas David Electrostatically actuated micro-electro-mechanical devices and method of manufacture
US20070013036A1 (en) * 2005-07-15 2007-01-18 Silicon Matrix Pte Ltd MEMS package using flexible substrates, and method thereof
US20070040231A1 (en) * 2005-08-16 2007-02-22 Harney Kieran P Partially etched leadframe packages having different top and bottom topologies
US20070164378A1 (en) 2006-01-13 2007-07-19 Honeywell International Inc. Integrated mems package
JP2007214439A (en) 2006-02-10 2007-08-23 Dainippon Printing Co Ltd Composite sensor package
US7294927B2 (en) 2005-03-31 2007-11-13 Oki Electric Industry Co., Ltd. Semiconductor chip package and manufacturing method thereof
US20130028450A1 (en) * 2009-11-20 2013-01-31 Unimicron Technology Corp. Lid, fabricating method thereof, and mems package made thereby
CN203820443U (en) 2013-07-18 2014-09-10 瑞声声学科技(深圳)有限公司 Mems packaging
JP2015014543A (en) 2013-07-05 2015-01-22 株式会社デンソー Semiconductor package
CN104779213A (en) 2015-04-16 2015-07-15 歌尔声学股份有限公司 Packaging structure and packaging method for integrated sensor

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8809974B2 (en) * 2010-02-26 2014-08-19 Ubotic Intellectual Property Company Limited Semiconductor package for MEMS device and method of manufacturing same
US20130082365A1 (en) * 2011-10-03 2013-04-04 International Business Machines Corporation Interposer for ESD, EMI, and EMC
JP2013222829A (en) * 2012-04-17 2013-10-28 Taiyo Yuden Co Ltd Circuit module and manufacturing method thereof
CN204516738U (en) * 2015-04-16 2015-07-29 歌尔声学股份有限公司 The encapsulating structure of integrated sensor

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020146200A1 (en) * 2001-03-16 2002-10-10 Kudrle Thomas David Electrostatically actuated micro-electro-mechanical devices and method of manufacture
US6912078B2 (en) * 2001-03-16 2005-06-28 Corning Incorporated Electrostatically actuated micro-electro-mechanical devices and method of manufacture
US7294927B2 (en) 2005-03-31 2007-11-13 Oki Electric Industry Co., Ltd. Semiconductor chip package and manufacturing method thereof
US20070013036A1 (en) * 2005-07-15 2007-01-18 Silicon Matrix Pte Ltd MEMS package using flexible substrates, and method thereof
US7202552B2 (en) * 2005-07-15 2007-04-10 Silicon Matrix Pte. Ltd. MEMS package using flexible substrates, and method thereof
US20070040231A1 (en) * 2005-08-16 2007-02-22 Harney Kieran P Partially etched leadframe packages having different top and bottom topologies
US20070164378A1 (en) 2006-01-13 2007-07-19 Honeywell International Inc. Integrated mems package
JP2007214439A (en) 2006-02-10 2007-08-23 Dainippon Printing Co Ltd Composite sensor package
US20130028450A1 (en) * 2009-11-20 2013-01-31 Unimicron Technology Corp. Lid, fabricating method thereof, and mems package made thereby
JP2015014543A (en) 2013-07-05 2015-01-22 株式会社デンソー Semiconductor package
CN203820443U (en) 2013-07-18 2014-09-10 瑞声声学科技(深圳)有限公司 Mems packaging
CN104779213A (en) 2015-04-16 2015-07-15 歌尔声学股份有限公司 Packaging structure and packaging method for integrated sensor

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
International Searching Authority, International Search Report (ISR) and Written Opinion for International Application No. PCT/CN2015/096911, dated Feb. 3, 2016, 10 pages, State Intellectual Property of the P.R.C., China.
International Searching Authority, Written Opinion (English translation) for International Application No. PCT/CN2015/096911, dated Feb. 3, 2016, 6 pages, State Intellectual Property of the P.R.C., China.

Also Published As

Publication number Publication date
US20180068914A1 (en) 2018-03-08
CN104779213B (en) 2017-12-15
CN104779213A (en) 2015-07-15
WO2016165361A1 (en) 2016-10-20

Similar Documents

Publication Publication Date Title
US10177055B2 (en) Packaging structure of integrated sensor
WO2016165359A1 (en) Encapsulation structure for integrated sensor
US8264070B2 (en) Package structure with ESD and EMI preventing functions
CN104766831B (en) A kind of encapsulating structure of integrated sensor
CN208094792U (en) Integrated type sensor
CN104254045B (en) Prefabricated molds and its manufacturing method for microphone assembly
US20120133032A1 (en) Package having esd and emi preventing functions and fabrication method thereof
US7945062B2 (en) Microelectromechanical microphone packaging system
CN104900599A (en) Packaging structure and method of integrated sensor
US9319772B2 (en) Multi-floor type MEMS microphone
CN204464255U (en) The encapsulating structure of integrated sensor
WO2013055700A1 (en) Wafer level applied rf shields
WO2021258426A1 (en) Capacitance detection apparatus and electronic device
US8625297B2 (en) Package structure with electronic component and method for manufacturing same
CN110783318B (en) Sensor packaging structure and electronic equipment
CN209057368U (en) A kind of encapsulating structure and electronic equipment of chip
US20170338186A1 (en) Semiconductor package and fabrication method thereof
CN204516738U (en) The encapsulating structure of integrated sensor
CN203845811U (en) Multifunctional sensor
CN206056832U (en) Pressure transducer
CN204464257U (en) The encapsulating structure of integrated sensor
CN204464258U (en) A kind of encapsulating structure of integrated sensor
TWI531783B (en) Pressure sensor package structure
WO2021082270A1 (en) Sensor encapsulation structure and electronic apparatus
CN204550044U (en) The encapsulating structure of the module containing sensor unit

Legal Events

Date Code Title Description
AS Assignment

Owner name: GOERTEK.INC, CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DUANMU, LUYU;ZHANG, JUNDE;SONG, QINGLIN;REEL/FRAME:043912/0508

Effective date: 20170918

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: WEIFANG GOERTEK MICROELECTRONICS CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GOERTEK, INC.;REEL/FRAME:052846/0443

Effective date: 20200605

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4