TWI718021B - Dsiplay panel - Google Patents
Dsiplay panel Download PDFInfo
- Publication number
- TWI718021B TWI718021B TW109107073A TW109107073A TWI718021B TW I718021 B TWI718021 B TW I718021B TW 109107073 A TW109107073 A TW 109107073A TW 109107073 A TW109107073 A TW 109107073A TW I718021 B TWI718021 B TW I718021B
- Authority
- TW
- Taiwan
- Prior art keywords
- auxiliary
- lines
- line
- rows
- display panel
- Prior art date
Links
- 230000008878 coupling Effects 0.000 description 8
- 238000010168 coupling process Methods 0.000 description 8
- 238000005859 coupling reaction Methods 0.000 description 8
- 102100031699 Choline transporter-like protein 1 Human genes 0.000 description 7
- 102100035954 Choline transporter-like protein 2 Human genes 0.000 description 7
- 101000940912 Homo sapiens Choline transporter-like protein 1 Proteins 0.000 description 7
- 101000948115 Homo sapiens Choline transporter-like protein 2 Proteins 0.000 description 7
- 239000000758 substrate Substances 0.000 description 7
- 102100039497 Choline transporter-like protein 3 Human genes 0.000 description 6
- 102100039496 Choline transporter-like protein 4 Human genes 0.000 description 6
- 101000889279 Homo sapiens Choline transporter-like protein 3 Proteins 0.000 description 6
- 101000889282 Homo sapiens Choline transporter-like protein 4 Proteins 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 4
- 230000001808 coupling effect Effects 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 230000008447 perception Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 230000006641 stabilisation Effects 0.000 description 2
- 238000011105 stabilization Methods 0.000 description 2
- 239000003086 colorant Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0404—Matrix technologies
- G09G2300/0408—Integration of the drivers onto the display substrate
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0421—Structural details of the set of electrodes
- G09G2300/0426—Layout of electrodes and connections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0439—Pixel structures
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0281—Arrangement of scan or data electrode driver circuits at the periphery of a panel not inherent to a split matrix structure
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Nonlinear Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
Abstract
Description
本發明是有關於一種電子裝置,且特別是有關於一種顯示面板。The invention relates to an electronic device, and more particularly to a display panel.
為了因應電子裝置的多種形狀需求,顯示面板需要藉由縱向的輔助線路連接橫向的掃描線來使掃描訊號以及資料訊號由顯示面板的同一側輸入。然而,在預充電的情況下,這樣的設計架構會導致部分的子畫素因電容耦合的影響而產生灰階變異,使畫面表現不佳。舉例來說,在預充電為一階的情況下,第N+1橫排中的開關元件在第N橫排中的開關元件被關閉前即被開啟。若與第N橫排電連接的輔助線路經過第N+1橫排中的複數個子畫素,則所述複數個子畫素的電位在第N橫排中的開關元件被關閉時被下拉,且所述複數個子畫素的電位在第N+1橫排中的開關元件被關閉時被再一次下拉,造成所述複數個子畫素的亮度與第N+1橫排中的其他子畫素的亮度不同。In order to meet the needs of various shapes of electronic devices, the display panel needs to connect the horizontal scan lines through the vertical auxiliary circuit so that the scan signal and the data signal are input from the same side of the display panel. However, in the case of pre-charging, such a design structure will cause some sub-pixels to produce grayscale variation due to the influence of capacitive coupling, which makes the picture performance poor. For example, in a case where the precharge is one-stage, the switching elements in the N+1th row are turned on before the switching elements in the Nth row are turned off. If the auxiliary circuit electrically connected to the Nth row passes through a plurality of sub-pixels in the N+1th row, the potential of the plurality of sub-pixels is pulled down when the switching element in the Nth row is turned off, and The potentials of the plurality of sub-pixels are pulled down again when the switching element in the N+1th horizontal row is turned off, causing the brightness of the plurality of sub-pixels to be the same as those of other sub-pixels in the N+1th horizontal row. The brightness is different.
本發明提供一種顯示面板,其有助於改善電容耦合的影響。The present invention provides a display panel, which helps to improve the influence of capacitive coupling.
本發明的一實施例提供一種顯示面板,其包括多個子畫素、多條第一掃描線、多條第二掃描線、多條第一資料線、多條第二資料線、多條第一輔助線、多條第二輔助線、多條第三輔助線以及多條第四輔助線。多個子畫素排列成在第一方向上排列的多個第一排以及在與第一方向相交的第二方向上排列的多個第二排。多條第一掃描線以及多條第二掃描線在第二方向上交替排列並分別與多個第二排電連接。多條第一資料線以及多條第二資料線在第一方向上交替排列。在任兩個相鄰的第一排之間有一條第一資料線以及一條第二資料線。多個第二排交替地與多條第一資料線以及多條第二資料線電連接。多條第一輔助線在第二方向上延伸,其中各條第一輔助線與對應的一條第一掃描線電連接。多條第二輔助線在第二方向上延伸,其中各條第一輔助線與相鄰的第二輔助線之間有至少一個第一排。各條第三輔助線將一條第一輔助線與相鄰的一條第二輔助線電連接。各條第四輔助線將一條第二掃描線與相鄰的一條第一掃描線電連接。各條第三輔助線及與其電連接的第一掃描線之間至少有2n個第二排,各條第三輔助線及與其電連接的第二掃描線之間至少有2n+1個第二排,n為正整數。An embodiment of the present invention provides a display panel including a plurality of sub-pixels, a plurality of first scan lines, a plurality of second scan lines, a plurality of first data lines, a plurality of second data lines, and a plurality of first scan lines. Auxiliary lines, multiple second auxiliary lines, multiple third auxiliary lines, and multiple fourth auxiliary lines. The plurality of sub-pixels are arranged in a plurality of first rows arranged in a first direction and a plurality of second rows arranged in a second direction intersecting the first direction. The plurality of first scan lines and the plurality of second scan lines are alternately arranged in the second direction and are respectively electrically connected to the plurality of second rows. The plurality of first data lines and the plurality of second data lines are alternately arranged in the first direction. There is a first data line and a second data line between any two adjacent first rows. The plurality of second rows are alternately electrically connected to the plurality of first data lines and the plurality of second data lines. A plurality of first auxiliary lines extend in the second direction, and each of the first auxiliary lines is electrically connected to a corresponding first scan line. A plurality of second auxiliary lines extend in the second direction, wherein there is at least one first row between each first auxiliary line and the adjacent second auxiliary line. Each third auxiliary line electrically connects a first auxiliary line with an adjacent second auxiliary line. Each fourth auxiliary line electrically connects a second scan line with an adjacent first scan line. There are at least 2n second rows between each third auxiliary line and the first scan line electrically connected to it, and at least 2n+1 second rows between each third auxiliary line and the second scan line electrically connected to it Row, n is a positive integer.
為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。In order to make the above-mentioned features and advantages of the present invention more comprehensible, the following specific embodiments are described in detail in conjunction with the accompanying drawings.
本文中所提到的方向用語,例如:「上」、「下」、「前」、「後」、「左」、「右」等,僅是參考附圖的方向。因此,使用的方向用語是用來說明,而並非用來限制本發明。The directional terms mentioned in this article, such as "up", "down", "front", "rear", "left", "right", etc., are only the directions with reference to the drawings. Therefore, the directional terms used are used to illustrate, but not to limit the present invention.
在附圖中,各圖式繪示的是特定實施例中所使用的方法、結構或材料的通常性特徵。然而,這些圖式不應被解釋為界定或限制由這些實施例所涵蓋的範圍或性質。舉例來說,為了清楚起見,各膜層、區域或結構的相對尺寸、厚度及位置可能縮小或放大。In the drawings, each drawing depicts the general features of methods, structures, or materials used in specific embodiments. However, these drawings should not be construed as defining or limiting the scope or nature covered by these embodiments. For example, for clarity, the relative size, thickness, and position of each film layer, region, or structure may be reduced or enlarged.
在不同實施例中,相同或相似的元件將採用相同或相似的標號,且將省略其贅述。此外,不同實施例中的特徵在沒有衝突的情況下可相互組合,且依本說明書或申請專利範圍所作之簡單的等效變化與修飾,皆仍屬本專利涵蓋的範圍內。In different embodiments, the same or similar elements will use the same or similar reference numerals, and their description will be omitted. In addition, the features in different embodiments can be combined without conflict, and simple equivalent changes and modifications made in accordance with this specification or the scope of the patent application still fall within the scope of this patent.
本說明書或申請專利範圍中提及的「第一」、「第二」等用語僅用以命名分立(discrete)的元件或區別不同實施例或範圍,而並非用來限制元件數量上的上限或下限,也並非用以限定元件的製造順序或設置順序。此外,一元件/膜層設置在另一元件/膜層上(或上方)可涵蓋所述元件/膜層直接設置在所述另一元件/膜層上(或上方),且兩個元件/膜層直接接觸的情況;以及所述元件/膜層間接設置在所述另一元件/膜層上(或上方),且兩個元件/膜層之間存在一或多個元件/膜層的情況。The terms "first" and "second" mentioned in this specification or the scope of the patent application are only used to name discrete components or to distinguish different embodiments or ranges, and are not used to limit the upper limit or the number of components. The lower limit is not used to limit the manufacturing order or the arrangement order of the components. In addition, the provision of one element/film layer on (or above) another element/film layer can encompass that the element/film layer is directly arranged on (or above) the other element/film layer, and two elements/ The film layer is in direct contact; and the element/film layer is indirectly arranged on (or above) the other element/film layer, and there are one or more elements/film layers between two elements/film layers Happening.
圖1至圖3分別是本發明的多個實施例的顯示面板的局部上視圖。為了簡化說明,圖1至圖3僅示意性繪示出顯示面板中主動元件陣列基板的局部結構。然而,應理解,顯示面板的主動元件陣列基板除了所繪示出的結構之外還可進一步包括其他元件或膜層。此外,除了主動元件陣列基板之外,顯示面板還可進一步包括對向基板以及位於主動元件陣列基板與對向基板之間的顯示介質層。顯示介質層可包括液晶層,但不限於此。顯示面板中的對向基板以及顯示介質層可參照現有設計,於此省略其贅述。1 to 3 are partial top views of display panels according to various embodiments of the present invention. To simplify the description, FIGS. 1 to 3 only schematically illustrate a partial structure of the active device array substrate in the display panel. However, it should be understood that the active device array substrate of the display panel may further include other devices or layers in addition to the structure shown. In addition, in addition to the active device array substrate, the display panel may further include an opposite substrate and a display medium layer located between the active device array substrate and the opposite substrate. The display medium layer may include a liquid crystal layer, but is not limited thereto. The counter substrate and the display medium layer in the display panel can refer to the existing design, and the details are omitted here.
請參照圖1,顯示面板1可包括多個子畫素SP、多條第一掃描線SL1、多條第二掃描線SL2、多條第一資料線DL1、多條第二資料線DL2、多條第一輔助線AL1、多條第二輔助線AL2、多條第三輔助線AL3以及多條第四輔助線AL4。1, the
多個子畫素SP排列成陣列。所述陣列可包括在第一方向D1上排列的多個第一排R1以及在第二方向D2上排列的多個第二排R2。第二方向D2與第一方向D1相交。如圖1所示,第二方向D2可與第一方向D1垂直,但不以此為限。圖1示意性繪示出六個第一排R1(如沿第一方向D1排列的第一排R1-1至第一排R1-6)以及六個第二排R2(如沿第二方向D2的反方向排列的第二排R2-1至第二排R2-6),其中各個第一排R1包括間隔排列的六個子畫素SP,且各個第二排R2包括間隔排列的六個子畫素SP。然而,顯示面板1中子畫素SP、第一排R1、第二排R2、第一排R1中的子畫素SP或第二排R2中的子畫素SP等各自的數量或多個子畫素SP的排列方式可依需求(如顯示面板的形狀或解析度等)改變。舉例來說,顯示面板1還可包括更多個第一排R1或更多個第二排R2,其中這些第一排R1例如沿第一方向D1排列,而這些第二排R2例如沿第二方向D2的反方向排列。A plurality of sub-pixels SP are arranged in an array. The array may include a plurality of first rows R1 arranged in a first direction D1 and a plurality of second rows R2 arranged in a second direction D2. The second direction D2 intersects the first direction D1. As shown in FIG. 1, the second direction D2 may be perpendicular to the first direction D1, but is not limited to this. Figure 1 schematically shows six first rows R1 (such as the first row R1-1 to the first row R1-6 arranged along the first direction D1) and six second rows R2 (such as along the second direction D2 The second row R2-1 to the second row R2-6) arranged in the opposite direction, wherein each first row R1 includes six sub-pixels arranged at intervals, and each second row R2 includes six sub-pixels arranged at intervals SP. However, in the
多個子畫素SP可包括多個紅色子畫素R、多個綠色子畫素G以及多個藍色子畫素B。在一些實施例中,各個第一排R1中的多個子畫素SP可具有相同的顏色,且各個第二排R2中的多個子畫素SP可包括在第一方向D1上交替排列的複數個紅色子畫素R、複數個綠色子畫素G以及複數個藍色子畫素B。如圖1所示,多個紅色子畫素R可排列成在第二方向D2上延伸的多個紅色排,多個綠色子畫素G可排列成在第二方向D2上延伸的多個綠色排,多個藍色子畫素B可排列成在第二方向D2上延伸的多個藍色排,且多個紅色排、多個綠色排以及多個藍色排在第一方向D1上交替排列。然而,多個子畫素SP的顏色種類以及排列方式可依需求改變。The multiple sub-pixels SP may include multiple red sub-pixels R, multiple green sub-pixels G, and multiple blue sub-pixels B. In some embodiments, the multiple sub-pixels SP in each first row R1 may have the same color, and the multiple sub-pixels SP in each second row R2 may include a plurality of sub-pixels arranged alternately in the first direction D1. A red sub-pixel R, a plurality of green sub-pixels G, and a plurality of blue sub-pixels B. As shown in FIG. 1, multiple red sub-pixels R can be arranged into multiple red rows extending in the second direction D2, and multiple green sub-pixels G can be arranged into multiple green rows extending in the second direction D2. Row, a plurality of blue sub-pixels B can be arranged into a plurality of blue rows extending in the second direction D2, and a plurality of red rows, a plurality of green rows, and a plurality of blue rows alternate in the first direction D1 arrangement. However, the color type and arrangement of the multiple sub-pixels SP can be changed according to requirements.
每一個子畫素SP可包括一個或多個主動元件(也稱作開關元件)SP1以及一個或多個畫素電極SP2。主動元件SP1可包括閘極(未繪示)、閘極絕緣層(未繪示)、半導體層(未繪示)、絕緣層(未繪示)、源極(未繪示)以及與畫素電極SP2電連接的汲極(未繪示),但不以此為限。主動元件SP1中多個元件的數量及相對設置關係可參照現有設計,於此省略其贅述。Each sub-pixel SP may include one or more active elements (also referred to as switching elements) SP1 and one or more pixel electrodes SP2. The active device SP1 can include a gate (not shown), a gate insulating layer (not shown), a semiconductor layer (not shown), an insulating layer (not shown), a source (not shown), and a pixel The drain electrode (not shown) of the electrode SP2 is electrically connected, but not limited to this. The number and relative arrangement relationship of the multiple components in the active component SP1 can refer to the existing design, and the details are omitted here.
多條第一掃描線SL1以及多條第二掃描線SL2在第二方向D2上交替排列。如圖1所示,多個第二排R2中的偶數排(如第二排R2-6、第二排R2-4或第二排R2-2)可位於沿第二方向D2依序排列的第一掃描線SL1與第二掃描線SL2之間,且多個第二排R2中的奇數排(如第二排R2-5或第二排R2-3)可位於沿第二方向D2依序排列的第二掃描線SL2與第一掃描線SL1之間。The plurality of first scan lines SL1 and the plurality of second scan lines SL2 are alternately arranged in the second direction D2. As shown in Figure 1, the even-numbered rows (such as the second row R2-6, the second row R2-4, or the second row R2-2) of the plurality of second rows R2 can be located in sequence along the second direction D2. Between the first scan line SL1 and the second scan line SL2, and odd rows among the plurality of second rows R2 (such as the second row R2-5 or the second row R2-3) may be sequentially located along the second direction D2 Between the arranged second scan line SL2 and the first scan line SL1.
多條第一掃描線SL1以及多條第二掃描線SL2分別與多個第二排R2電連接。如圖1所示,多個第二排R2中的這些偶數排(如第二排R2-6、第二排R2-4及第二排R2-2)可分別與多條第一掃描線SL1電連接,而多個第二排R2中的這些奇數排(如第二排R2-5、第二排R2-3及第二排R2-1)可分別與多條第二掃描線SL2電連接,且各個第二排R2與一條第一掃描線SL1電連接或與一條第二掃描線SL2電連接。在本文中,第二排R2與掃描線(如第一掃描線SL1或第二掃描線SL2)電連接指的是排列成第二排R2的多個子畫素SP(包括複數個紅色子畫素R、複數個綠色子畫素G以及複數個藍色子畫素B)中的多個閘極與掃描線電連接。The plurality of first scan lines SL1 and the plurality of second scan lines SL2 are electrically connected to the plurality of second rows R2, respectively. As shown in FIG. 1, the even rows of the plurality of second rows R2 (such as the second row R2-6, the second row R2-4, and the second row R2-2) can be connected to the plurality of first scan lines SL1, respectively. Are electrically connected, and the odd rows of the plurality of second rows R2 (such as the second row R2-5, the second row R2-3, and the second row R2-1) can be electrically connected to the plurality of second scan lines SL2, respectively , And each second row R2 is electrically connected to a first scan line SL1 or is electrically connected to a second scan line SL2. In this article, the electrical connection between the second row R2 and the scan line (such as the first scan line SL1 or the second scan line SL2) refers to a plurality of sub-pixels SP (including a plurality of red sub-pixels arranged in the second row R2). R, a plurality of green sub-pixels G and a plurality of blue sub-pixels B) are electrically connected to the scan line.
多條第一資料線DL1以及多條第二資料線DL2在第一方向D1上交替排列。如圖1所示,各個第一排R1可位於沿第一方向D1依序排列的第一資料線DL1與第二資料線DL2之間,且在任兩個相鄰的第一排R1之間可有一條第一資料線DL1以及一條第二資料線DL2。The plurality of first data lines DL1 and the plurality of second data lines DL2 are alternately arranged in the first direction D1. As shown in FIG. 1, each first row R1 may be located between the first data line DL1 and the second data line DL2 arranged in sequence along the first direction D1, and may be located between any two adjacent first rows R1 There is a first data line DL1 and a second data line DL2.
多個第二排R2交替地與多條第一資料線DL1以及多條第二資料線DL2電連接。如圖1所示,多個第二排R2中的這些偶數排(如第二排R2-6、第二排R2-4及第二排R2-2)可與多條第一資料線DL1電連接,而多個第二排R2中的這些奇數排(如第二排R2-5、第二排R2-3及第二排R2-1)可與多條第二資料線DL2電連接。此外,在各個第一排R1中,位於偶數排的多個子畫素SP(如各個第一排R1中由下至上依序數來的第2、4、6個子畫素SP)與一條第一資料線DL1電連接,而位於奇數排的多個子畫素SP(如各個第一排R1中由下至上依序數來的第1、3、5個子畫素SP)與一條第二資料線DL2電連接,且所述奇數排的多個子畫素SP以及所述偶數排的多個子畫素SP位於所述一條第一資料線DL1與所述一條第二資料線DL2之間。在本文中,第二排R2與多條資料線(如多條第一資料線DL1或多條第二資料線DL2)電連接指的是排列成第二排R2的多個子畫素SP(包括複數個紅色子畫素R、複數個綠色子畫素G以及複數個藍色子畫素B)中的多個源極與多條資料線電連接。The plurality of second rows R2 are alternately electrically connected to the plurality of first data lines DL1 and the plurality of second data lines DL2. As shown in Figure 1, the even rows of the plurality of second rows R2 (such as the second row R2-6, the second row R2-4, and the second row R2-2) can be electrically connected to the plurality of first data lines DL1. The odd rows (such as the second row R2-5, the second row R2-3, and the second row R2-1) of the plurality of second rows R2 can be electrically connected to the plurality of second data lines DL2. In addition, in each first row R1, a plurality of sub-pixels SP located in even-numbered rows (for example, the second, fourth, and sixth sub-pixels SP in each first row R1 sequentially numbered from bottom to top) and a piece of first data The line DL1 is electrically connected, and a plurality of sub-pixels SP located in odd rows (such as the first, third, and fifth sub-pixels SP in each first row R1 sequentially counted from bottom to top) are electrically connected to a second data line DL2 And the multiple sub-pixels SP of the odd-numbered rows and the multiple sub-pixels SP of the even-numbered rows are located between the one first data line DL1 and the one second data line DL2. In this text, the second row R2 is electrically connected to a plurality of data lines (such as a plurality of first data lines DL1 or a plurality of second data lines DL2) refers to a plurality of sub-pixels SP (including The plurality of sources in the plurality of red sub-pixels R, the plurality of green sub-pixels G, and the plurality of blue sub-pixels B) are electrically connected to the plurality of data lines.
多條第一輔助線AL1中的至少一條位於多個子畫素SP所排列而成的陣列中。例如,多條第一輔助線AL1中的至少一條可位於兩個相鄰的第一排R1之間。多條第一輔助線AL1可與多條第一資料線DL1以及多條第二資料線DL2平行設置。在一些實施例中,多條第一輔助線AL1、多條第一資料線DL1以及多條第二資料線DL2可屬於同一導電層,即多條第一輔助線AL1可與多條第一資料線DL1以及多條第二資料線DL2設置在同一層上。所述導電層可為金屬層。所述金屬層可為單層金屬層也可為多層金屬層的堆疊層。At least one of the plurality of first auxiliary lines AL1 is located in the array formed by the plurality of sub-pixels SP. For example, at least one of the plurality of first auxiliary lines AL1 may be located between two adjacent first rows R1. The plurality of first auxiliary lines AL1 may be arranged in parallel with the plurality of first data lines DL1 and the plurality of second data lines DL2. In some embodiments, the plurality of first auxiliary lines AL1, the plurality of first data lines DL1, and the plurality of second data lines DL2 may belong to the same conductive layer, that is, the plurality of first auxiliary lines AL1 may correspond to the plurality of first data lines. The line DL1 and the plurality of second data lines DL2 are arranged on the same layer. The conductive layer may be a metal layer. The metal layer may be a single metal layer or a stacked layer of multiple metal layers.
各條第一輔助線AL1在第二方向D2上延伸,其中各條第一輔助線AL1與對應的一條第一掃描線SL1電連接。在一些實施例中,各條第一輔助線AL1可包括在第二方向D2上排列的第一部分P1以及第二部分P2。第一部分P1電連接於一條第一掃描線SL1。舉例來說,第一部分P1例如連接至閘極訊號端(未繪示)且從閘極訊號端沿第二方向D2延伸至所述一條第一掃描線SL1,其中第一部分P1靠近所述一條第一掃描線SL1的末端可終止於所述一條第一掃描線SL1的上方並透過至少一導電通孔C1而與所述一條第一掃描線SL1電連接。第二部分P2與第一部分P1間隔開且與第一部分P1電性絕緣。舉例來說,第二部分P2可從靠近第一部分P1的末端處沿第二方向D2延伸遠離第一部分P1。在一些實施例中,第二部分P2例如連接至直流訊號端(未繪示),以提供穩壓的效果,但不限於此。在另一些實施例中,第二部分P2的電位可以是浮置(floating)的。Each first auxiliary line AL1 extends in the second direction D2, wherein each first auxiliary line AL1 is electrically connected to a corresponding first scan line SL1. In some embodiments, each first auxiliary line AL1 may include a first portion P1 and a second portion P2 arranged in the second direction D2. The first part P1 is electrically connected to a first scan line SL1. For example, the first portion P1 is connected to a gate signal terminal (not shown) and extends from the gate signal terminal to the first scan line SL1 in the second direction D2, wherein the first portion P1 is close to the first scan line SL1. The end of a scan line SL1 can terminate above the one first scan line SL1 and is electrically connected to the one first scan line SL1 through at least one conductive via C1. The second part P2 is spaced apart from the first part P1 and electrically insulated from the first part P1. For example, the second portion P2 may extend away from the first portion P1 along the second direction D2 from the end of the first portion P1. In some embodiments, the second part P2 is, for example, connected to a DC signal terminal (not shown) to provide a voltage stabilizing effect, but it is not limited thereto. In other embodiments, the potential of the second part P2 may be floating.
圖1示意性繪示出各條第一掃描線SL1與一條第一輔助線AL1電連接。然而,在其他實施例中,各條第一掃描線SL1可與一條以上(即大於一條)的第一輔助線AL1電連接。藉由增加各條第一掃描線SL1所電連接的第一輔助線AL1的數量,有助於降低阻抗並提升顯示畫面的均勻性。FIG. 1 schematically shows that each first scan line SL1 is electrically connected to one first auxiliary line AL1. However, in other embodiments, each first scan line SL1 may be electrically connected to more than one (that is, more than one) first auxiliary line AL1. By increasing the number of first auxiliary lines AL1 electrically connected to each first scan line SL1, it helps to reduce impedance and improve the uniformity of the display image.
多條第二輔助線AL2中的至少一條位於多個子畫素SP所排列而成的陣列中。例如,多條第二輔助線AL2中的至少一條可位於兩個相鄰的第一排R1之間。多條第二輔助線AL2可與多條第一資料線DL1以及多條第二資料線DL2平行設置。在一些實施例中,多條第一輔助線AL1、多條第二輔助線AL2、多條第一資料線DL1以及多條第二資料線DL2可屬於同一導電層,即多條第二輔助線AL2可與多條第一輔助線AL1、多條第一資料線DL1以及多條第二資料線DL2設置在同一層上,但不限於此。At least one of the plurality of second auxiliary lines AL2 is located in the array formed by the plurality of sub-pixels SP. For example, at least one of the plurality of second auxiliary lines AL2 may be located between two adjacent first rows R1. The plurality of second auxiliary lines AL2 may be arranged in parallel with the plurality of first data lines DL1 and the plurality of second data lines DL2. In some embodiments, the plurality of first auxiliary lines AL1, the plurality of second auxiliary lines AL2, the plurality of first data lines DL1, and the plurality of second data lines DL2 may belong to the same conductive layer, that is, the plurality of second auxiliary lines AL2 can be arranged on the same layer with the first auxiliary lines AL1, the first data lines DL1, and the second data lines DL2, but is not limited thereto.
在一些實施例中,多條第二輔助線AL2與多條第一輔助線AL1例如可在第一方向D1上交替地排列,且各條第一輔助線AL1與相鄰的第二輔助線AL2之間有至少一個第一排R1。在此架構下,相鄰兩條第一輔助線AL1之間有複數個第一排R1,且相鄰兩條第二輔助線AL2之間有複數個第一排R1。圖1示意性繪示出各條第一輔助線AL1與相鄰的第二輔助線AL2之間有兩個第一排R1(如一個紅色排及一個綠色排)。然而,多條第二輔助線AL2與多條第一輔助線AL1的排列方式或各條第一輔助線AL1與相鄰的第二輔助線AL2之間的第一排R1的數量可依需求改變。In some embodiments, the plurality of second auxiliary lines AL2 and the plurality of first auxiliary lines AL1 may be alternately arranged in the first direction D1, and each first auxiliary line AL1 is adjacent to the second auxiliary line AL2. There is at least one first row R1 in between. Under this architecture, there are a plurality of first rows R1 between two adjacent first auxiliary lines AL1, and there are a plurality of first rows R1 between two adjacent second auxiliary lines AL2. FIG. 1 schematically shows that there are two first rows R1 (such as one red row and one green row) between each first auxiliary line AL1 and the adjacent second auxiliary line AL2. However, the arrangement of the plurality of second auxiliary lines AL2 and the plurality of first auxiliary lines AL1 or the number of the first row R1 between each first auxiliary line AL1 and the adjacent second auxiliary line AL2 can be changed according to requirements .
多條第二輔助線AL2在第二方向D2上延伸。在一些實施例中,各條第二輔助線AL2可包括在第二方向D2上排列的第三部分P3以及第四部分P4。第三部分P3電連接於一條第三輔助線AL3。舉例來說,第三部分P3例如連接至閘極訊號端(未繪示)且從閘極訊號端沿第二方向D2延伸至所述一條第三輔助線AL3,其中第三部分P3靠近所述一條第三輔助線AL3的末端可終止於所述一條第三輔助線AL3的上方並透過至少一導電通孔C2而與所述一條第三輔助線AL3電連接。第四部分P4與第三部分P3間隔開且與第三部分P3電性絕緣。舉例來說,第四部分P4可從靠近第三部分P3的末端處沿第二方向D2延伸遠離第三部分P3。在一些實施例中,第四部分P4例如連接至直流訊號端(未繪示),以提供穩壓的效果,但不限於此。在另一些實施例中,第四部分P4的電位可以是浮置的。The plurality of second auxiliary lines AL2 extend in the second direction D2. In some embodiments, each second auxiliary line AL2 may include a third part P3 and a fourth part P4 arranged in the second direction D2. The third part P3 is electrically connected to a third auxiliary line AL3. For example, the third part P3 is connected to the gate signal terminal (not shown) and extends from the gate signal terminal to the third auxiliary line AL3 in the second direction D2, wherein the third part P3 is close to the The end of a third auxiliary line AL3 can terminate above the one third auxiliary line AL3 and is electrically connected to the one third auxiliary line AL3 through at least one conductive via C2. The fourth part P4 is spaced apart from the third part P3 and electrically insulated from the third part P3. For example, the fourth portion P4 may extend away from the third portion P3 along the second direction D2 from the end of the third portion P3. In some embodiments, the fourth part P4 is, for example, connected to a DC signal terminal (not shown) to provide a voltage stabilization effect, but it is not limited thereto. In other embodiments, the potential of the fourth part P4 may be floating.
多條第三輔助線AL3中的至少一條位於多個子畫素SP所排列而成的陣列中。例如,多條第三輔助線AL3中的至少一條可位於兩個相鄰的第二排R2之間。多條第三輔助線AL3可與多條第一掃描線SL1以及多條第二掃描線SL2平行設置。舉例來說,各條第三輔助線AL3例如可在第一方向D1上延伸,且各條第三輔助線AL3將一條第一輔助線AL1與相鄰的一條第二輔助線AL2電連接。具體地,各條第三輔助線AL3例如將一條第一輔助線AL1的第一部分P1與相鄰的一條第二輔助線AL2的第三部分P3電連接。At least one of the plurality of third auxiliary lines AL3 is located in the array formed by the plurality of sub-pixels SP. For example, at least one of the plurality of third auxiliary lines AL3 may be located between two adjacent second rows R2. The plurality of third auxiliary lines AL3 may be arranged in parallel with the plurality of first scan lines SL1 and the plurality of second scan lines SL2. For example, each third auxiliary line AL3 may extend in the first direction D1, and each third auxiliary line AL3 electrically connects a first auxiliary line AL1 with an adjacent second auxiliary line AL2. Specifically, each third auxiliary line AL3, for example, electrically connects the first part P1 of one first auxiliary line AL1 with the third part P3 of an adjacent second auxiliary line AL2.
如圖1所示,各條第三輔助線AL3靠近所述一條第一輔助線AL1的末端可終止於所述一條第一輔助線AL1的上方並透過至少一導電通孔C3而與所述一條第一輔助線AL1電連接,且各條第三輔助線AL3靠近所述一條第二輔助線AL2的末端可終止於所述一條第二輔助線AL2的上方並透過至少一導電通孔C2而與所述一條第二輔助線AL2電連接。在一些實施例中,多條第三輔助線AL3、多條第一掃描線SL1以及多條第二掃描線SL2可屬於同一導電層,且各條第三輔助線AL3例如位於一條第一掃描線SL1與一個第二排R2之間,即多條第三輔助線AL3在垂直於第一方向D1以及第二方向D2的第三方向D3上可不與多條第一掃描線SL1重疊。在另一些實施例中,多條第三輔助線AL3除了不與多條掃描線(包括多條第一掃描線SL1以及多條第二掃描線SL2)屬於同一導電層之外,也不與多條資料線(包括多條第一資料線DL1以及多條第二資料線DL2)屬於同一導電層,且各條第三輔助線AL3可在第三方向D3上至少部分重疊於一條第一掃描線SL1並與所述一條第一掃描線SL1電性絕緣。As shown in FIG. 1, the end of each third auxiliary line AL3 close to the one first auxiliary line AL1 can terminate above the one first auxiliary line AL1 and connect with the one through at least one conductive via C3. The first auxiliary line AL1 is electrically connected, and the end of each third auxiliary line AL3 close to the one second auxiliary line AL2 can be terminated above the one second auxiliary line AL2 and connected to each other through at least one conductive via C2 The one second auxiliary line AL2 is electrically connected. In some embodiments, the plurality of third auxiliary lines AL3, the plurality of first scan lines SL1, and the plurality of second scan lines SL2 may belong to the same conductive layer, and each of the third auxiliary lines AL3 is located on one first scan line, for example. Between SL1 and a second row R2, that is, the plurality of third auxiliary lines AL3 may not overlap with the plurality of first scan lines SL1 in the third direction D3 perpendicular to the first direction D1 and the second direction D2. In other embodiments, the plurality of third auxiliary lines AL3 are not part of the same conductive layer as the plurality of scan lines (including the plurality of first scan lines SL1 and the plurality of second scan lines SL2), and are not the same. Data lines (including multiple first data lines DL1 and multiple second data lines DL2) belong to the same conductive layer, and each third auxiliary line AL3 may at least partially overlap one first scan line in the third direction D3 SL1 is also electrically insulated from the one first scan line SL1.
圖1示意性繪示出各條第一輔助線AL1及其所對應的第二輔助線AL2透過一條第三輔助線AL3而電連接,且第一輔助線AL1、第二輔助線AL2以及第三輔助線AL3具有相同的數量。然而,在其他實施例中,各條第一輔助線AL1及其所對應的第二輔助線AL2可透過一條或一條以上的第三輔助線AL3而電連接。舉例來說,各條第一輔助線AL1的第一部分P1可透過一條或複數條第三輔助線AL3而與複數條第二輔助線AL2的第三部分P3電連接。或者,各條第二輔助線AL2的第三部分P3可透過一條或複數條第三輔助線AL3而與複數條第一輔助線AL1的第一部分P1電連接。藉由增加第一輔助線AL1、第二輔助線AL2以及第三輔助線AL3任一者的數量,有助於降低阻抗並提升顯示畫面的均勻性。Figure 1 schematically shows that each first auxiliary line AL1 and its corresponding second auxiliary line AL2 are electrically connected through a third auxiliary line AL3, and the first auxiliary line AL1, the second auxiliary line AL2, and the third The auxiliary lines AL3 have the same number. However, in other embodiments, each first auxiliary line AL1 and its corresponding second auxiliary line AL2 may be electrically connected through one or more third auxiliary lines AL3. For example, the first part P1 of each first auxiliary line AL1 may be electrically connected to the third part P3 of the plurality of second auxiliary lines AL2 through one or a plurality of third auxiliary lines AL3. Alternatively, the third part P3 of each second auxiliary line AL2 may be electrically connected to the first part P1 of the plurality of first auxiliary lines AL1 through one or a plurality of third auxiliary lines AL3. By increasing the number of any one of the first auxiliary line AL1, the second auxiliary line AL2, and the third auxiliary line AL3, it is helpful to reduce the impedance and improve the uniformity of the display image.
多條第四輔助線AL4中的至少一條位於多個子畫素SP所排列而成的陣列中。例如,多條第四輔助線AL4中的至少一條可位於兩個相鄰的第一排R1之間。多條第四輔助線AL4可與多條第一掃描線SL1以及多條第二掃描線SL2平行設置。舉例來說,各條第四輔助線AL4例如可在第二方向D2上延伸,且各條第四輔助線AL4將一條第二掃描線SL2與相鄰的一條第一掃描線SL1電連接。At least one of the plurality of fourth auxiliary lines AL4 is located in the array formed by the plurality of sub-pixels SP. For example, at least one of the plurality of fourth auxiliary lines AL4 may be located between two adjacent first rows R1. The plurality of fourth auxiliary lines AL4 may be arranged in parallel with the plurality of first scan lines SL1 and the plurality of second scan lines SL2. For example, each fourth auxiliary line AL4 may extend in the second direction D2, and each fourth auxiliary line AL4 electrically connects a second scan line SL2 with an adjacent first scan line SL1.
如圖1所示,各條第四輔助線AL4可從對應的一條第一掃描線SL1沿第二方向D2延伸至並終止於相鄰的一條第二掃描線SL2。在一些實施例中,多條第四輔助線AL4、多條第一掃描線SL1以及多條第二掃描線SL2可屬於同一導電層,且各條第四輔助線AL4與所電連接的一條第一掃描線SL1以及所電連接的一條第二掃描線SL2接觸。替代地,多條第四輔助線AL4可不與多條第一掃描線SL1以及多條第二掃描線SL2屬於同一導電層,且各條第四輔助線AL4可透過複數個導電通孔(未繪示)而與對應的一條第一掃描線SL1以及對應的一條第二掃描線電SL2連接。As shown in FIG. 1, each fourth auxiliary line AL4 may extend from a corresponding first scan line SL1 along the second direction D2 to and terminate at an adjacent second scan line SL2. In some embodiments, the plurality of fourth auxiliary lines AL4, the plurality of first scan lines SL1, and the plurality of second scan lines SL2 may belong to the same conductive layer, and each fourth auxiliary line AL4 is electrically connected to a first A scan line SL1 is in contact with a second scan line SL2 electrically connected. Alternatively, the plurality of fourth auxiliary lines AL4 may not belong to the same conductive layer as the plurality of first scan lines SL1 and the plurality of second scan lines SL2, and each fourth auxiliary line AL4 may pass through a plurality of conductive vias (not shown) Shown) and electrically connected to a corresponding first scan line SL1 and a corresponding second scan line SL2.
圖1示意性繪示出各條第一掃描線SL1以及對應的一條第二掃描線電SL2透過一條第四輔助線AL4而電連接。然而,在其他實施例中,各條第一掃描線SL1以及對應的一條第二掃描線電SL2可透過一條以上的第四輔助線AL4而電連接。藉由增加第四輔助線AL4的數量,有助於降低阻抗並提升顯示畫面的均勻性。FIG. 1 schematically shows that each first scan line SL1 and a corresponding second scan line SL2 are electrically connected through a fourth auxiliary line AL4. However, in other embodiments, each first scan line SL1 and a corresponding second scan line SL2 may be electrically connected through more than one fourth auxiliary line AL4. By increasing the number of the fourth auxiliary line AL4, it helps to reduce the impedance and improve the uniformity of the display image.
藉由第一輔助線AL1與第一掃描線SL1電連接、第三輔助線AL3將第一輔助線AL1與第二輔助線AL2電連接以及第四輔助線AL4將第一掃描線SL1以及對應的第二掃描線電SL2電連接等設計,掃描訊號在傳遞至第三輔助線AL3之前有兩個傳遞路徑(包括第一輔助線AL1的第一部分P1以及第二輔助線AL2的第三部分P3),兩個傳遞路徑被第三輔助線AL3合併成一個傳遞路徑(在第二方向D2上位於第三輔助線AL3與第一掃描線SL1之間的第一部分P1),而所述一個傳遞路徑再被第四輔助線AL4分成兩個傳遞路徑(包括第一掃描線SL1以及第二掃描線電SL2)。如此,兩條相鄰的第二排R2(如第二排R2-1及第二排R2-2)可在相同時序下接收到掃描訊號。藉由上述線路設計再搭配第一資料線DL1以及第二資料線DL2的訊號輸入(資料訊號沿第一方向D1依序輸出至交替設置的這些第一資料線DL1以及第二資料線DL2),可實現兩條資料線半條閘極線(two data lines and half gate line,2DHG)的驅動方式。The first auxiliary line AL1 is electrically connected to the first scan line SL1, the third auxiliary line AL3 is electrically connected to the first auxiliary line AL1 and the second auxiliary line AL2, and the fourth auxiliary line AL4 connects the first scan line SL1 and the corresponding The second scan line SL2 is electrically connected, and the scan signal has two transmission paths before being transmitted to the third auxiliary line AL3 (including the first part P1 of the first auxiliary line AL1 and the third part P3 of the second auxiliary line AL2) , The two transmission paths are combined by the third auxiliary line AL3 into one transmission path (the first part P1 between the third auxiliary line AL3 and the first scan line SL1 in the second direction D2), and the one transmission path is then It is divided into two transfer paths (including the first scan line SL1 and the second scan line SL2) by the fourth auxiliary line AL4. In this way, two adjacent second rows R2 (such as the second row R2-1 and the second row R2-2) can receive the scan signal at the same timing. By combining the above circuit design with the signal input of the first data line DL1 and the second data line DL2 (the data signal is sequentially output along the first direction D1 to the alternately arranged first data line DL1 and second data line DL2), The driving mode of two data lines and half gate line (two data lines and half gate line, 2DHG) can be realized.
為方便說明,第二排R2-1及第二排R2-2的聯集以下稱作第一單元,第二排R2-3及第二排R2-4的聯集以下稱作第二單元,且第二排R2-5及第二排R2-6的聯集以下稱作第三單元。顯示面板1可依需求包括更多個單元,且這些單元依序沿第二方向D2的反方向排列。此外,預充電為一階是指第i+1單元中的開關元件(主動元件SP1)在第i單元中的開關元件未關閉前即開啟,而第i+2單元中的開關元件在第i單元中的開關元件關閉後才開啟,i為正整數。以i等於1為例,在預充電為一階的情況下,第二單元中的開關元件在第一單元中的開關元件未關閉前即開啟,而第三單元中的開關元件在第一單元中的開關元件關閉後才開啟。預充電為二階是指第i+1單元中的開關元件及第i+2單元中的開關元件在第i單元中的開關元件未關閉前依序開啟(第i+1單元中的開關元件比第i+2單元中的開關元件先開啟),而第i+3單元中的開關元件在第i單元中的開關元件關閉後才開啟。以i等於1為例,在預充電為二階的情況下,第二單元中的開關元件及第三單元中的開關元件在第一單元中的開關元件未關閉前依序開啟,而第四單元(未繪示於圖1,例如為圖2中第二排R2-7及第二排R2-8的聯集)中的開關元件在第一單元中的開關元件關閉後才開啟。預充電為三階或三階以上的情況可依此類推。For the convenience of description, the union of the second row R2-1 and the second row R2-2 is hereinafter referred to as the first unit, and the union of the second row R2-3 and the second row R2-4 is hereinafter referred to as the second unit. And the union of the second row R2-5 and the second row R2-6 is hereinafter referred to as the third unit. The
在預充電為一階的情況下,第二單元中的開關元件在第一單元中的開關元件未關閉前開啟,若第一單元中傳遞訊號(如掃描訊號)的輔助線路經過第二單元中複數個子畫素SP,例如第一單元的輔助線路從所述複數個子畫素SP之間的區域延伸至第一單元所對應的掃描線的上方,則所述複數個子畫素SP的電位(如畫素電極SP2的電位)在第一單元的開關元件被關閉時被下拉,且所述複數個子畫素的電位在第二單元的開關元件被關閉時被再一次下拉,造成所述複數個子畫素SP的亮度與第二單元中的其他子畫素SP的亮度不同。In the case of the first-level pre-charging, the switching element in the second unit is turned on before the switching element in the first unit is turned off. If the auxiliary circuit that transmits signals (such as scanning signals) in the first unit passes through the second unit A plurality of sub-pixels SP, for example, the auxiliary circuit of the first unit extends from the area between the plurality of sub-pixels SP to above the scan line corresponding to the first unit, then the potential of the plurality of sub-pixels SP (such as The potential of the pixel electrode SP2) is pulled down when the switching element of the first cell is turned off, and the potential of the plurality of sub-pixels is pulled down again when the switching element of the second cell is turned off, resulting in the plurality of sub-pictures The brightness of the pixel SP is different from the brightness of other sub-pixels SP in the second unit.
若未設置第三輔助線AL3以及第四輔助線AL4,且第二輔助線AL2的第三部分P3延伸至第二掃描線電SL2並透過導電通孔而與第二掃描線SL2電連接(即透過第一輔助線AL1的第一部分P1以及第二輔助線AL2的第三部分P3來分別將掃描訊號獨立地傳遞至第一掃描線SL1及第二掃描線SL2),在預充電為一階的情況下,由於電連接於第一單元的第一輔助線AL1的第一部分P1經過第二排R2-3的中間兩個子畫素SP及第二排R2-4的中間兩個子畫素SP,且電連接於第一單元的第二輔助線AL2的第三部分P3經過第二排R2-3的右邊兩個子畫素SP及第二排R2-4的右邊兩個子畫素SP,因此第二單元中的上述八個子畫素SP的亮度會受到電容耦合的影響與第二單元中剩餘四個子畫素SP的亮度不同。If the third auxiliary line AL3 and the fourth auxiliary line AL4 are not provided, and the third portion P3 of the second auxiliary line AL2 extends to the second scan line SL2 and is electrically connected to the second scan line SL2 through the conductive via (ie The scan signal is independently transmitted to the first scan line SL1 and the second scan line SL2) through the first part P1 of the first auxiliary line AL1 and the third part P3 of the second auxiliary line AL2), and is precharged to a first-level In this case, since the first part P1 of the first auxiliary line AL1 electrically connected to the first unit passes through the middle two sub-pixels SP of the second row R2-3 and the middle two sub-pixels SP of the second row R2-4 , And the third part P3 of the second auxiliary line AL2 electrically connected to the first unit passes through the two right sub-pixels SP of the second row R2-3 and the right two sub-pixels SP of the second row R2-4, Therefore, the brightness of the eight sub-pixels SP in the second unit will be affected by capacitive coupling different from the brightness of the remaining four sub-pixels SP in the second unit.
相較之下,透過設置第三輔助線AL3以及第四輔助線AL4,且電連接於第i單元(如第一單元)的第二輔助線AL2的第三部分P3不經過第i+1單元(如第二單元)中的一個或多個子畫素SP的設計,可在預充電為一階的情況下降低受到電容耦合的影響的子畫素SP的數量,例如避免第二排R2-3的右邊兩個子畫素SP及第二排R2-4的右邊兩個子畫素SP受到電容耦合的影響。In contrast, by setting the third auxiliary line AL3 and the fourth auxiliary line AL4, and the third part P3 of the second auxiliary line AL2 electrically connected to the i-th unit (such as the first unit) does not pass through the i+1-th unit The design of one or more sub-pixels SP (such as the second unit) can reduce the number of sub-pixels SP affected by capacitive coupling when pre-charged to the first order, such as avoiding the second row R2-3 The two right sub-pixels SP of the right side of R2-4 and the right two sub-pixels SP of the second row R2-4 are affected by capacitive coupling.
根據上述設計,在預充電為n階的情況下,第三輔助線AL3及與其電連接的第一掃描線SL1之間至少會有n個單元,即各條第三輔助線AL3及與其電連接的第一掃描線SL1之間至少有2n個第二排R2,且各條第三輔助線AL3及與其電連接的第二掃描線SL2之間至少有2n+1個第二排R2,n為正整數。圖1示意性繪示出預充電為一階的線路設計,其中各條第三輔助線AL3及與其電連接的第一掃描線SL1之間有2個第二排R2,且各條第三輔助線AL3及與其電連接的第二掃描線SL2之間至少有3個第二排R2。然而,在其他實施例中,在預充電為一階的架構下,各條第三輔助線AL3及與其電連接的第一掃描線SL1之間也可有2個以上(如3個、4個或更多個)的第二排R2,且各條第三輔助線AL3及與其電連接的第二掃描線SL2之間也可有3個以上(如4個、5個或更多個)的第二排R2。According to the above design, when the precharge is n-stage, there will be at least n units between the third auxiliary line AL3 and the first scan line SL1 electrically connected to it, that is, each third auxiliary line AL3 is electrically connected to it There are at least 2n second rows R2 between the first scan lines SL1, and there are at least 2n+1 second rows R2 between each third auxiliary line AL3 and the second scan line SL2 electrically connected to it, where n is Positive integer. FIG. 1 schematically shows a circuit design with a first-level pre-charge, in which there are two second rows R2 between each third auxiliary line AL3 and the first scan line SL1 electrically connected to it, and each third auxiliary line AL3 There are at least three second rows R2 between the line AL3 and the second scan line SL2 electrically connected to it. However, in other embodiments, under a first-level precharge architecture, there may also be more than two (such as three, four) between each third auxiliary line AL3 and the first scan line SL1 electrically connected to it. Or more) of the second row R2, and there may be more than 3 (such as 4, 5 or more) between each third auxiliary line AL3 and the second scan line SL2 electrically connected to it The second row is R2.
相對於綠色子畫素G而言,人眼對於紅色子畫素R或藍色子畫素B的亮度(或灰階)變異的感知較低。因此,在一些實施例中,可藉由將經過第二單元的至少一條第一輔助線AL1設置在紅色排與相鄰的一個藍色排之間,來避免所述耦合效應影響到人眼較容易感知亮度(或灰階)變異的綠色子畫素G。此外,由於第二輔助線AL2的第三部分P3(傳遞掃描訊號的部分)不經過第二單元中的子畫素SP,因此可藉由將至少一條第二輔助線AL2設置在綠色排與相鄰的一個藍色排之間,來避免綠色子畫素G受到電容耦合的影響。替代地,可藉由將至少一條第二輔助線AL2設置在綠色排與相鄰的一個紅色排之間,來避免綠色子畫素G受到電容耦合的影響。另外,由於在第一方向D1上位於第四輔助線AL4相鄰兩側的兩個子畫素SP可能受到耦合效應的影響,因此可將第四輔助線AL4中的至少一條設置在一個紅色排與相鄰的一個藍色排之間,以避免所述耦合效應影響到人眼較容易感知灰階變異的綠色子畫素G。Compared with the green sub-pixel G, the human eye has a lower perception of the brightness (or gray scale) variation of the red sub-pixel R or the blue sub-pixel B. Therefore, in some embodiments, the at least one first auxiliary line AL1 passing through the second unit can be arranged between the red row and the adjacent blue row to prevent the coupling effect from affecting human eyes. It is easy to perceive the green sub-pixel G whose brightness (or gray scale) varies. In addition, since the third part P3 (the part that transmits the scan signal) of the second auxiliary line AL2 does not pass through the sub-pixel SP in the second unit, it is possible to arrange at least one second auxiliary line AL2 in the green row and phase. Between the adjacent blue rows to prevent the green sub-pixel G from being affected by capacitive coupling. Alternatively, at least one second auxiliary line AL2 can be arranged between the green row and the adjacent red row to prevent the green sub-pixel G from being affected by the capacitive coupling. In addition, since the two sub-pixels SP located on the adjacent sides of the fourth auxiliary line AL4 in the first direction D1 may be affected by the coupling effect, at least one of the fourth auxiliary lines AL4 can be arranged in a red row. Between the adjacent blue row to prevent the coupling effect from affecting the green sub-pixel G whose grayscale variation is easier for human eyes to perceive.
在一些實施例中,第一輔助線AL1的第二部分P2可與至少一條第四輔助線AL4在第三方向D3上重疊,且第二部分P2與所述至少一條第四輔助線AL4電性絕緣。藉由將第一輔助線AL1的第二部分P2重疊設置在至少一條第四輔助線AL4上方,可提供屏蔽效果,而有助於提升顯示品質。In some embodiments, the second part P2 of the first auxiliary line AL1 may overlap with at least one fourth auxiliary line AL4 in the third direction D3, and the second part P2 is electrically connected to the at least one fourth auxiliary line AL4. insulation. By overlapping the second portion P2 of the first auxiliary line AL1 on at least one fourth auxiliary line AL4, a shielding effect can be provided, which helps to improve the display quality.
在一些實施例中,多條第四輔助線AL4可為錯位排列。所述錯位排列指多條第四輔助線AL4可以不規則方式(參見圖3)分布在多個子畫素SP所排列而成的陣列中,而不是規則地分布在多個子畫素SP所排列而成的陣列中。藉由錯位排列的設計,可避免週期性結構所導致的摩爾紋(Moire pattern)現象,且可降低人眼對於灰階變異的感知。In some embodiments, the plurality of fourth auxiliary lines AL4 may be arranged in a staggered arrangement. The misalignment arrangement means that multiple fourth auxiliary lines AL4 can be distributed in an irregular manner (see FIG. 3) in an array formed by multiple sub-pixels SP, instead of being regularly distributed on multiple sub-pixels SP. Into the array. With the design of the dislocation arrangement, the Moire pattern phenomenon caused by the periodic structure can be avoided, and the human eye's perception of grayscale variation can be reduced.
根據不同的需求,顯示面板1可進一步包括其他元件或膜層。舉例來說,顯示面板1可進一步包括多條第五輔助線AL5。多條第五輔助線AL5中的至少一條位於多個子畫素SP所排列而成的陣列中。例如,多條第五輔助線AL5中的至少一條可位於兩個相鄰的第一排R1之間。多條第五輔助線AL5可與多條第一資料線DL1以及多條第二資料線DL2平行設置。在一些實施例中,多條第五輔助線AL5、多條第一資料線DL1以及多條第二資料線DL2可屬於同一導電層,即多條第五輔助線AL5可與多條第一資料線DL1以及多條第二資料線DL2設置在同一層上。According to different requirements, the
各條第五輔助線AL5可在第二方向D2上延伸。在一些實施例中,多條第五輔助線AL5例如連接至直流訊號端,以提供穩壓的效果,但不限於此。在另一些實施例中,多條第五輔助線AL5也可作為修補線路。在又一些實施例中,至少一條第四輔助線AL4可與至少一條第五輔助線AL5在第三方向D3上重疊設置,且所述至少一條第四輔助線AL4與所述至少一條第五輔助線AL5電性絕緣。藉由將第五輔助線AL5重疊設置在至少一條第四輔助線AL4上方,可提供屏蔽效果,而有助於提升顯示品質。Each fifth auxiliary line AL5 may extend in the second direction D2. In some embodiments, the plurality of fifth auxiliary lines AL5 are, for example, connected to the DC signal terminal to provide a voltage stabilization effect, but it is not limited thereto. In other embodiments, multiple fifth auxiliary lines AL5 can also be used as repair lines. In still other embodiments, at least one fourth auxiliary line AL4 may overlap with at least one fifth auxiliary line AL5 in the third direction D3, and the at least one fourth auxiliary line AL4 and the at least one fifth auxiliary line AL4 are Line AL5 is electrically insulated. By overlapping the fifth auxiliary line AL5 above at least one fourth auxiliary line AL4, a shielding effect can be provided, which helps to improve the display quality.
顯示面板1也可進一步包括多條共用電極線CL。多條共用電極線CL中的至少一條位於多個子畫素SP所排列而成的陣列中。例如,多條共用電極線CL中的至少一條可位於兩個相鄰的第二排R2之間。多條共用電極線CL可與多條第一掃描線SL1以及多條第二掃描線SL2平行設置。在一些實施例中,多條共用電極線CL、多條第一掃描線SL1以及多條第二掃描線SL2可屬於同一導電層,即多條共用電極線CL可與多條第一掃描線SL1以及多條第二掃描線SL2設置在同一層上。The
各條共用電極線CL例如在第一方向D1上延伸,且多條共用電極線CL中的至少一條位於透過第四輔助線AL4而電連接的第一掃描線SL1與第二掃描線SL2之間。在多條共用電極線CL、多條第四輔助線AL4、多條第一掃描線SL1以及多條第二掃描線SL2屬於同一導電層的情況下,多條共用電極線CL中的至少一條(如共用電極線CLA)包括在第一方向D1上排列的多個部分P,且多個部分P被複數個第四輔助線AL4間隔開。具體地,在第一方向D1上位於各第四輔助線AL4的相對側的兩個部分P分別與第四輔助線AL4保持距離,以避免與第四輔助線AL4發生短路的情況。在一些實施例中,顯示面板1可進一步包括多條連接線(未繪示於圖1),以將多條共用電極線CL及多條共用電極線CLA電連接。Each common electrode line CL extends in the first direction D1, for example, and at least one of the plurality of common electrode lines CL is located between the first scan line SL1 and the second scan line SL2 electrically connected through the fourth auxiliary line AL4 . In the case where the plurality of common electrode lines CL, the plurality of fourth auxiliary lines AL4, the plurality of first scan lines SL1, and the plurality of second scan lines SL2 belong to the same conductive layer, at least one of the plurality of common electrode lines CL ( For example, the common electrode line CLA includes a plurality of parts P arranged in the first direction D1, and the plurality of parts P are separated by a plurality of fourth auxiliary lines AL4. Specifically, the two parts P located on the opposite sides of each fourth auxiliary line AL4 in the first direction D1 are respectively kept at a distance from the fourth auxiliary line AL4 to avoid a short circuit with the fourth auxiliary line AL4. In some embodiments, the
為方便說明,圖3示意性繪示出顯示面板中的多條第一掃描線SL1、多條第二掃描線SL2、多條第四輔助線AL4、多條共用電極線CL、多條共用電極線CLA以及多條連接線CTL,且圖3省略繪示圖1中的多個子畫素SP、多條第一資料線SL1、多條第二資料線SL2、多條第一輔助線AL1、多條第二輔助線AL2以及多條第三輔助線AL3。For convenience of description, FIG. 3 schematically illustrates a plurality of first scan lines SL1, a plurality of second scan lines SL2, a plurality of fourth auxiliary lines AL4, a plurality of common electrode lines CL, and a plurality of common electrodes in the display panel. Line CLA and multiple connecting lines CTL, and FIG. 3 omits the multiple sub-pixels SP, multiple first data lines SL1, multiple second data lines SL2, multiple first auxiliary lines AL1, multiple A second auxiliary line AL2 and a plurality of third auxiliary lines AL3.
請參照圖3,各條共用電極線CLA例如包括兩個第五部分P5以及位於兩個第五部分P5之間的至少一個第六部分P6,所述至少一個第六部分P6位於在第一方向D1上相鄰的兩個第四輔助線AL4之間。圖3示意性繪示出各條共用電極線CLA包括兩個第五部分P5以及兩個第六部分P6,但不限於此。舉例來說,第六部分P6的數量可隨著第四輔助線AL4的數量增加而增加,且第六部分P6的數量可隨著第四輔助線AL4的數量減少而減少。在圖3中,以不同底色表示第五部分P5以及第六部分P6,以便於區分第五部分P5以及第六部分P6。然而,第五部分P5以及第六部分P6可屬於同一導電層或可一起形成,但不以此為限。3, each common electrode line CLA includes, for example, two fifth portions P5 and at least one sixth portion P6 located between the two fifth portions P5, and the at least one sixth portion P6 is located in the first direction. Between two adjacent fourth auxiliary lines AL4 on D1. FIG. 3 schematically illustrates that each common electrode line CLA includes two fifth parts P5 and two sixth parts P6, but is not limited thereto. For example, the number of the sixth part P6 may increase as the number of the fourth auxiliary line AL4 increases, and the number of the sixth part P6 may decrease as the number of the fourth auxiliary line AL4 decreases. In FIG. 3, the fifth part P5 and the sixth part P6 are represented with different background colors to facilitate the distinction between the fifth part P5 and the sixth part P6. However, the fifth part P5 and the sixth part P6 may belong to the same conductive layer or may be formed together, but not limited to this.
多條連接線CTL可包括連接線CTL1及連接線CTL2。連接線CTL1及連接線CTL2例如在第一方向D1上分別位於多個子畫素(未繪示於圖3)排列而成的陣列的相對側,且複數條共用電極線CL以及複數個第五部分P5可藉由位於邊緣的連接線CTL1或連接線CTL2而電連接。在一些實施例中,連接線CTL1以及連接線CTL2可與共用電極線CL、共用電極線CLA、多條第一掃描線SL1以及多條第二掃描線SL2一起形成,但不以此為限。替代地,連接線CTL1以及連接線CTL2可與多條第一資料線DL1(參見圖1)以及多條第二資料線DL2(參見圖1)一起形成,且連接線CTL1(或連接線CTL2)透過導電貫孔(未繪示)而與對應的共用電極線CL及共用電極線CLA電連接。The multiple connection lines CTL may include a connection line CTL1 and a connection line CTL2. The connecting line CTL1 and the connecting line CTL2, for example, are respectively located on opposite sides of an array formed by a plurality of sub-pixels (not shown in FIG. 3) in the first direction D1, and a plurality of common electrode lines CL and a plurality of fifth parts P5 can be electrically connected by the connecting line CTL1 or the connecting line CTL2 at the edge. In some embodiments, the connection line CTL1 and the connection line CTL2 may be formed together with the common electrode line CL, the common electrode line CLA, the first scan lines SL1 and the second scan lines SL2, but not limited thereto. Alternatively, the connecting line CTL1 and the connecting line CTL2 may be formed together with a plurality of first data lines DL1 (see FIG. 1) and a plurality of second data lines DL2 (see FIG. 1), and the connecting line CTL1 (or connecting line CTL2) It is electrically connected to the corresponding common electrode line CL and the common electrode line CLA through conductive through holes (not shown).
在一些實施例中,多條連接線CTL還可包括至少一條連接線CTL3。連接線CTL3例如在第二方向D2上延伸且例如將三個以上的共用電極線CLA中的三個以上的第六部分P6電連接。在一些實施例中,連接線CTL3可將在第二方向D2上排列的所有的第六部分P6電連接,但不限於此。在一些實施例中,連接線CTL3可與多條第一資料線DL1(參見圖1)以及多條第二資料線DL2(參見圖1)一起形成,且連接線CTL3可透過導電貫孔C4而與對應的共用電極線CL及共用電極線CLA電連接。In some embodiments, the plurality of connection lines CTL may further include at least one connection line CTL3. The connection line CTL3 extends in the second direction D2, for example, and electrically connects three or more sixth portions P6 of the three or more common electrode lines CLA, for example. In some embodiments, the connecting line CTL3 may electrically connect all the sixth parts P6 arranged in the second direction D2, but is not limited thereto. In some embodiments, the connecting line CTL3 may be formed with a plurality of first data lines DL1 (see FIG. 1) and a plurality of second data lines DL2 (see FIG. 1), and the connecting line CTL3 may be formed through conductive through holes C4. It is electrically connected to the corresponding common electrode line CL and common electrode line CLA.
在一些實施例中,多條連接線CTL還可包括多條連接線CTL4。各條連接線CTL4例如在第二方向D2上延伸且例如將一條共用電極線CL及相鄰的一個第六部分P6電連接,但不限於此。在一些實施例中,各條連接線CTL4可將在第二方向D2上相鄰的兩個第六部分P6電連接。在一些實施例中,多條連接線CTL4可與多條第一資料線DL1(參見圖1)以及多條第二資料線DL2(參見圖1)一起形成,且連接線CTL4可透過導電貫孔C5而與對應的共用電極線CLA或共用電極線CL電連接。In some embodiments, the plurality of connecting lines CTL may further include a plurality of connecting lines CTL4. Each connection line CTL4, for example, extends in the second direction D2 and electrically connects a common electrode line CL and an adjacent sixth portion P6, but is not limited thereto. In some embodiments, each connecting line CTL4 may electrically connect two adjacent sixth portions P6 in the second direction D2. In some embodiments, a plurality of connecting lines CTL4 may be formed together with a plurality of first data lines DL1 (see FIG. 1) and a plurality of second data lines DL2 (see FIG. 1), and the connecting lines CTL4 may pass through conductive through holes C5 is electrically connected to the corresponding common electrode line CLA or common electrode line CL.
請參照圖2,顯示面板1A與圖1的顯示面板1的主要差異在於顯示面板1A中的輔助線路的設計可進一步適用於預充電為二階的情況。具體地,在顯示面板1A中,在預充電為二階的情況下,各條第三輔助線AL3及與其電連接的第一掃描線SL1之間至少有4個第二排R2,且各條第三輔助線AL3及與其電連接的第二掃描線SL2之間至少有5個第二排R2。在圖2中,為清楚表示對應於第一單元(第二排R2-1及第二排R2-2的聯集)及第二單元(第二排R2-3及第二排R2-4的聯集)的兩條第三輔助線AL3與其他線路之間的相對設置關係,圖2還進一步出第二排R2-7及第二排R2-8。然而,依據不同的需求,顯示面板1A還可包括更多個第一排R1或更多個第二排R2。適用於預充電三階以上的線路設計可依此類推,於此省略其贅述。Please refer to FIG. 2, the main difference between the
綜上所述,在本發明的實施例中,透過第一輔助線至第四輔助線的設計,可在預充電的情況下降低受到電容耦合的影響的子畫素的數量。在一些實施例中,可藉由將至少一條第一輔助線設置在紅色排與相鄰的一個藍色排之間,將至少一條第二輔助線設置在綠色排與相鄰的一個藍色排或紅色排之間或將至少一條第四輔助線設置在一個紅色排與相鄰的一個藍色排之間,以避免耦合效應影響到人眼較容易感知灰階變異的綠色子畫素。在一些實施例中,可藉由將第一輔助線或第五輔助線重疊設置在至少一條第四輔助線上方,以提供屏蔽效果,進而提升顯示品質。在一些實施例中,可藉由多條第四輔助線錯位排列的設計,來避免週期性結構所導致的摩爾紋現象,且可降低人眼對於灰階變異的感知。在一些實施例中,可藉由增加第一輔助線、第二輔助線、第三輔助線以及第四輔助線任一者的數量,有助於降低阻抗並提升顯示畫面的均勻性。To sum up, in the embodiment of the present invention, through the design of the first auxiliary line to the fourth auxiliary line, the number of sub-pixels affected by capacitive coupling can be reduced under the condition of precharging. In some embodiments, at least one first auxiliary line can be arranged between the red row and the adjacent blue row, and at least one second auxiliary line can be arranged between the green row and the adjacent blue row. Either between the red rows or at least one fourth auxiliary line is arranged between a red row and an adjacent blue row, so as to avoid the coupling effect from affecting the green sub-pixels that are easier for human eyes to perceive gray-scale variation. In some embodiments, the first auxiliary line or the fifth auxiliary line may be overlapped and arranged above the at least one fourth auxiliary line to provide a shielding effect, thereby improving the display quality. In some embodiments, the design of the dislocation arrangement of multiple fourth auxiliary lines can avoid the moiré phenomenon caused by the periodic structure, and can reduce the human eye's perception of grayscale variation. In some embodiments, increasing the number of any one of the first auxiliary line, the second auxiliary line, the third auxiliary line, and the fourth auxiliary line can help reduce the impedance and improve the uniformity of the display image.
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present invention. Anyone with ordinary knowledge in the technical field can make some changes and modifications without departing from the spirit and scope of the present invention. The scope of protection of the present invention shall be determined by the scope of the attached patent application.
1、1A:顯示面板 AL1:第一輔助線 AL2:第二輔助線 AL3:第三輔助線 AL4:第四輔助線 AL5:第五輔助線 C1、C2、C3、C4、C5:導電通孔 CL、CLA:共用電極線 CTL、CTL1、CTL2、CTL3、CTL4:連接線 D1:第一方向 D2:第二方向 D3:第三方向 DL1:第一資料線 DL2:第二資料線 P:部分 P1:第一部分 P2:第二部分 P3:第三部分 P4:第四部分 P5:第五部分 P6:第六部分 R1、R1-1至R1-6:第一排 R2、R2-1至R2-8:第二排 SL1:第一掃描線 SL2:第二掃描線 SP:子畫素 SP1:主動元件 SP2:畫素電極 R:紅色子畫素 G:綠色子畫素 B:藍色子畫素1, 1A: display panel AL1: First auxiliary line AL2: Second auxiliary line AL3: Third auxiliary line AL4: Fourth auxiliary line AL5: Fifth auxiliary line C1, C2, C3, C4, C5: conductive vias CL, CLA: common electrode line CTL, CTL1, CTL2, CTL3, CTL4: connecting line D1: First direction D2: second direction D3: Third party DL1: The first data line DL2: The second data line P: Part P1: Part One P2: Part Two P3: Part Three P4: Part Four P5: Part Five P6: Part VI R1, R1-1 to R1-6: first row R2, R2-1 to R2-8: second row SL1: First scan line SL2: second scan line SP: Sub-pixel SP1: Active component SP2: Pixel electrode R: Red sub-pixel G: Green sub-pixel B: Blue sub-pixel
圖1至圖3分別是本發明的多個實施例的顯示面板的局部上視圖。1 to 3 are partial top views of display panels according to various embodiments of the present invention.
1:顯示面板 1: display panel
AL1:第一輔助線 AL1: First auxiliary line
AL2:第二輔助線 AL2: Second auxiliary line
AL3:第三輔助線 AL3: Third auxiliary line
AL4:第四輔助線 AL4: Fourth auxiliary line
AL5:第五輔助線 AL5: Fifth auxiliary line
C1、C2、C3:導電通孔 C1, C2, C3: conductive vias
CL、CLA:共用電極線 CL, CLA: common electrode line
D1:第一方向 D1: First direction
D2:第二方向 D2: second direction
D3:第三方向 D3: Third party
DL1:第一資料線 DL1: The first data line
DL2:第二資料線 DL2: The second data line
P:部分 P: Part
P1:第一部分 P1: Part One
P2:第二部分 P2: Part Two
P3:第三部分 P3: Part Three
P4:第四部分 P4: Part Four
R1、R1-1至R1-6:第一排 R1, R1-1 to R1-6: first row
R2、R2-1至R2-6:第二排 R2, R2-1 to R2-6: second row
SL1:第一掃描線 SL1: First scan line
SL2:第二掃描線 SL2: second scan line
SP:子畫素 SP: Sub-pixel
SP1:主動元件 SP1: Active component
SP2:畫素電極 SP2: Pixel electrode
R:紅色子畫素 R: Red sub-pixel
G:綠色子畫素 G: Green sub-pixel
B:藍色子畫素 B: Blue sub-pixel
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/905,935 US11502114B2 (en) | 2019-08-20 | 2020-06-19 | Display panel |
CN202010666406.9A CN111752059B (en) | 2019-08-20 | 2020-07-10 | Display panel |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201962889181P | 2019-08-20 | 2019-08-20 | |
US62/889,181 | 2019-08-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI718021B true TWI718021B (en) | 2021-02-01 |
TW202109493A TW202109493A (en) | 2021-03-01 |
Family
ID=74660448
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW109107073A TWI718021B (en) | 2019-08-20 | 2020-03-04 | Dsiplay panel |
TW109116616A TWI729815B (en) | 2019-08-20 | 2020-05-20 | Pixel array substrate |
TW109120658A TWI738389B (en) | 2019-08-20 | 2020-06-18 | Pixel array substrate |
TW109122938A TWI753482B (en) | 2019-08-20 | 2020-07-07 | Dsiplay panel |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW109116616A TWI729815B (en) | 2019-08-20 | 2020-05-20 | Pixel array substrate |
TW109120658A TWI738389B (en) | 2019-08-20 | 2020-06-18 | Pixel array substrate |
TW109122938A TWI753482B (en) | 2019-08-20 | 2020-07-07 | Dsiplay panel |
Country Status (5)
Country | Link |
---|---|
KR (2) | KR102409301B1 (en) |
CN (1) | CN112419885B (en) |
DE (2) | DE112020003937B4 (en) |
TW (4) | TWI718021B (en) |
WO (2) | WO2021031836A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113885261A (en) * | 2021-09-30 | 2022-01-04 | Tcl华星光电技术有限公司 | Pixel unit of display panel, lower substrate of display panel and display panel |
CN115148774A (en) * | 2022-06-30 | 2022-10-04 | 厦门天马显示科技有限公司 | Display panel and display device |
TWI836787B (en) * | 2022-12-13 | 2024-03-21 | 友達光電股份有限公司 | Display panel |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102109722A (en) * | 2009-12-28 | 2011-06-29 | 乐金显示有限公司 | Liquid crystal display device and method of fabricating same |
CN102832228A (en) * | 2003-06-17 | 2012-12-19 | 株式会社半导体能源研究所 | Display device and electronic apparatus |
CN105093606A (en) * | 2015-05-08 | 2015-11-25 | 厦门天马微电子有限公司 | An array substrate, a liquid crystal display panel and a liquid crystal display device |
TW201631363A (en) * | 2015-02-16 | 2016-09-01 | 友達光電股份有限公司 | Display device |
CN107219702A (en) * | 2017-07-20 | 2017-09-29 | 深圳市华星光电技术有限公司 | A kind of array base palte and its manufacture method, liquid crystal display device |
US20180120619A1 (en) * | 2016-10-31 | 2018-05-03 | Lg Display Co., Ltd. | Liquid crystal display device |
Family Cites Families (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11305681A (en) * | 1998-04-17 | 1999-11-05 | Casio Comput Co Ltd | Display device |
JP4472116B2 (en) * | 2000-05-19 | 2010-06-02 | Nec液晶テクノロジー株式会社 | Active matrix liquid crystal display device |
TW469496B (en) * | 2001-01-19 | 2001-12-21 | Hannstar Display Corp | Electrode arrangement structure of In-Plane switching mode LCD |
TWI296111B (en) * | 2005-05-16 | 2008-04-21 | Au Optronics Corp | Display panels, and electronic devices and driving methods using the same |
TWI352958B (en) * | 2006-12-05 | 2011-11-21 | Hannstar Display Corp | Liquid crystal display panel and the driving metho |
CN101201469B (en) * | 2006-12-13 | 2010-11-24 | 群康科技(深圳)有限公司 | Liquid crystal display board and repairing method thereof |
CN101442060B (en) * | 2008-12-25 | 2011-04-20 | 友达光电股份有限公司 | Pixel array and method of manufacturing the same |
CN101487962B (en) * | 2009-01-20 | 2012-07-04 | 友达光电股份有限公司 | Display equipment with narrow frame structure and its driving method |
TWI393947B (en) * | 2009-06-12 | 2013-04-21 | Au Optronics Corp | Display device |
CN101587266B (en) * | 2009-06-29 | 2011-01-26 | 友达光电股份有限公司 | Display unit |
KR101589755B1 (en) * | 2009-10-19 | 2016-01-28 | 엘지디스플레이 주식회사 | Display Device Array Substrate |
JP5482393B2 (en) * | 2010-04-08 | 2014-05-07 | ソニー株式会社 | Display device, display device layout method, and electronic apparatus |
CN102403320B (en) * | 2010-09-16 | 2015-05-20 | 上海天马微电子有限公司 | Array substrate, manufacturing method thereof and liquid crystal display panel |
KR101717076B1 (en) * | 2010-11-20 | 2017-03-17 | 엘지디스플레이 주식회사 | Narrow bezel type array substrate and liquid crystal display device using the same |
CN102540585B (en) * | 2010-12-09 | 2014-12-24 | 群创光电股份有限公司 | Liquid crystal panel and liquid crystal display device using same |
JP2012159633A (en) * | 2011-01-31 | 2012-08-23 | Seiko Epson Corp | Active matrix substrate, electro-optical device and electronic apparatus |
KR102004710B1 (en) * | 2011-11-04 | 2019-07-30 | 삼성디스플레이 주식회사 | Display apparatus and method of manufacturing the same |
TWM432061U (en) | 2012-01-05 | 2012-06-21 | Chunghwa Picture Tubes Ltd | Pixel array substrate |
CN102759828B (en) * | 2012-04-19 | 2016-04-13 | 深圳市华星光电技术有限公司 | The wire structures of display panel and dot structure |
KR102009388B1 (en) | 2012-12-13 | 2019-08-12 | 엘지디스플레이 주식회사 | Liquid crystal display device |
KR101906248B1 (en) * | 2012-12-13 | 2018-10-11 | 엘지디스플레이 주식회사 | Liquid crystal display device |
KR101966865B1 (en) * | 2013-06-20 | 2019-04-10 | 엘지디스플레이 주식회사 | Liquid Crystal Display Device and Manufacturing Method the same |
TWI511283B (en) * | 2013-11-07 | 2015-12-01 | Chunghwa Picture Tubes Ltd | Pixel array substrate and organic light-emitting diode display |
KR102167712B1 (en) * | 2013-12-05 | 2020-10-20 | 삼성디스플레이 주식회사 | Data driving apparatus and display apparatus having the same |
TWI559062B (en) * | 2013-12-09 | 2016-11-21 | 友達光電股份有限公司 | Active component array substrate |
US9990904B2 (en) | 2014-01-23 | 2018-06-05 | E Ink Holdings Inc. | Pixel array suitable for slim border designs |
CN203941365U (en) * | 2014-07-09 | 2014-11-12 | 京东方科技集团股份有限公司 | Array base palte, display panel and display device |
KR102237125B1 (en) * | 2014-07-16 | 2021-04-08 | 삼성디스플레이 주식회사 | Display apparatus and method for driving the same |
KR102279058B1 (en) * | 2014-07-25 | 2021-07-20 | 삼성디스플레이 주식회사 | Display apparatus |
KR20160015479A (en) | 2014-07-30 | 2016-02-15 | 삼성디스플레이 주식회사 | Display panel and display device having the same |
TWI550320B (en) * | 2014-12-31 | 2016-09-21 | 友達光電股份有限公司 | Pixel structure |
KR102284296B1 (en) * | 2015-01-13 | 2021-08-03 | 삼성디스플레이 주식회사 | Display apparatus and method of driving display panel using the same |
CN104701302A (en) * | 2015-03-18 | 2015-06-10 | 合肥京东方光电科技有限公司 | Array substrate and manufacture method thereof and display device |
KR20160116187A (en) * | 2015-03-26 | 2016-10-07 | 삼성디스플레이 주식회사 | Liquid crystal display and method of manufacturing the same |
KR20170026755A (en) * | 2015-08-27 | 2017-03-09 | 삼성디스플레이 주식회사 | Display apparatus |
CN105047122A (en) * | 2015-09-08 | 2015-11-11 | 京东方科技集团股份有限公司 | Array substrate, display panel and display device |
US20170108983A1 (en) * | 2015-10-16 | 2017-04-20 | Innolux Corporation | Touch display panel and pixel structure |
CN105372894B (en) * | 2015-12-24 | 2018-09-14 | 上海天马微电子有限公司 | Array substrate and liquid crystal display device |
CN105425490A (en) * | 2016-01-04 | 2016-03-23 | 京东方科技集团股份有限公司 | Array substrate and display device |
CN105785683A (en) * | 2016-05-24 | 2016-07-20 | 深圳市华星光电技术有限公司 | Pixel structure and array substrate and liquid crystal panel thereof |
CN107957645A (en) * | 2016-10-14 | 2018-04-24 | 瀚宇彩晶股份有限公司 | Display panel and its production method |
TWI600947B (en) * | 2016-11-24 | 2017-10-01 | 友達光電股份有限公司 | Pixel structure and active device array substrate for display panel |
TWI657300B (en) * | 2017-08-10 | 2019-04-21 | 友達光電股份有限公司 | Array substrate |
KR102413156B1 (en) * | 2017-11-28 | 2022-06-24 | 엘지디스플레이 주식회사 | Light apparatus for organic light emitting device |
CN108287441A (en) * | 2018-02-08 | 2018-07-17 | 中华映管股份有限公司 | Image element array substrates and display panel |
CN108628047B (en) * | 2018-04-02 | 2021-07-30 | 上海中航光电子有限公司 | Array substrate, display panel and display device |
CN208570607U (en) * | 2018-09-06 | 2019-03-01 | 京东方科技集团股份有限公司 | A kind of wire structures, array substrate and display device |
CN109240017B (en) * | 2018-11-22 | 2021-09-28 | 上海天马微电子有限公司 | Display panel and display device |
CN109491166B (en) * | 2018-12-28 | 2021-07-06 | 深圳市华星光电半导体显示技术有限公司 | Array substrate |
CN109633971B (en) * | 2019-01-31 | 2021-08-27 | 厦门天马微电子有限公司 | Display panel and display device |
-
2020
- 2020-03-04 TW TW109107073A patent/TWI718021B/en active
- 2020-05-20 TW TW109116616A patent/TWI729815B/en active
- 2020-06-18 TW TW109120658A patent/TWI738389B/en active
- 2020-07-07 TW TW109122938A patent/TWI753482B/en active
- 2020-08-03 CN CN202010775201.4A patent/CN112419885B/en active Active
- 2020-08-03 WO PCT/CN2020/106658 patent/WO2021031836A1/en active Application Filing
- 2020-08-03 KR KR1020217006568A patent/KR102409301B1/en active IP Right Grant
- 2020-08-03 WO PCT/CN2020/106660 patent/WO2021031838A1/en active Application Filing
- 2020-08-03 DE DE112020003937.4T patent/DE112020003937B4/en active Active
- 2020-08-03 DE DE112020003935.8T patent/DE112020003935B4/en active Active
- 2020-08-03 KR KR1020217005464A patent/KR102524241B1/en active IP Right Grant
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102832228A (en) * | 2003-06-17 | 2012-12-19 | 株式会社半导体能源研究所 | Display device and electronic apparatus |
CN102109722A (en) * | 2009-12-28 | 2011-06-29 | 乐金显示有限公司 | Liquid crystal display device and method of fabricating same |
TW201631363A (en) * | 2015-02-16 | 2016-09-01 | 友達光電股份有限公司 | Display device |
CN105093606A (en) * | 2015-05-08 | 2015-11-25 | 厦门天马微电子有限公司 | An array substrate, a liquid crystal display panel and a liquid crystal display device |
US20180120619A1 (en) * | 2016-10-31 | 2018-05-03 | Lg Display Co., Ltd. | Liquid crystal display device |
CN107219702A (en) * | 2017-07-20 | 2017-09-29 | 深圳市华星光电技术有限公司 | A kind of array base palte and its manufacture method, liquid crystal display device |
Also Published As
Publication number | Publication date |
---|---|
DE112020003937T5 (en) | 2022-05-25 |
KR20210038670A (en) | 2021-04-07 |
WO2021031838A1 (en) | 2021-02-25 |
WO2021031836A1 (en) | 2021-02-25 |
TWI738389B (en) | 2021-09-01 |
TW202109493A (en) | 2021-03-01 |
KR20210033039A (en) | 2021-03-25 |
TWI753482B (en) | 2022-01-21 |
CN112419885B (en) | 2023-06-09 |
TW202109495A (en) | 2021-03-01 |
CN112419885A (en) | 2021-02-26 |
DE112020003935T5 (en) | 2022-06-15 |
TW202109499A (en) | 2021-03-01 |
KR102409301B1 (en) | 2022-06-14 |
TW202109476A (en) | 2021-03-01 |
KR102524241B1 (en) | 2023-04-20 |
DE112020003935B4 (en) | 2023-08-17 |
TWI729815B (en) | 2021-06-01 |
DE112020003937B4 (en) | 2023-12-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9983733B2 (en) | Touch display panel and touch display device | |
US9261749B2 (en) | Display device | |
TWI718021B (en) | Dsiplay panel | |
US9703440B2 (en) | Self-capacitive touch display panel and array substrate thereof | |
US8884861B2 (en) | Liquid crystal display and driving method thereof | |
US9927919B2 (en) | Array substrate, drive method, display panel and display device | |
US10168593B2 (en) | Liquid crystal display panel having dual capacitors connected in parallel to shift register unit and array substrate thereof | |
TWI657428B (en) | Display panel and display device | |
TW201839747A (en) | Display panel and method for providing display data to display panel | |
TWI698780B (en) | Display device | |
US9646553B2 (en) | Display device | |
WO2016065748A1 (en) | Display panel, pixel structure therein and driving method thereof | |
TWI473057B (en) | Pixel unit and pixel array | |
US20110267325A1 (en) | Liquid crystal display panel | |
US9780126B2 (en) | Z-inversion type display device and method of manufacturing the same | |
WO2021114374A1 (en) | Array substrate and liquid crystal display panel | |
TW201843670A (en) | Display panel and display device making driving switches connected on the same data line all correspond to the same color | |
KR20060118208A (en) | Thin film transistor array panel | |
JP2021501915A (en) | Pixel drive circuit and liquid crystal display panel | |
CN112415823B (en) | Display panel | |
CN112767868A (en) | Display panel and display device | |
KR20200014900A (en) | Liquid Crystal Display Panels & Devices | |
US20170154593A1 (en) | Liquid crystal panels and the arrays substrates thereof | |
KR101133193B1 (en) | Liquid crystal display | |
US9818354B2 (en) | Liquid crystal display including connector overlapping common electrode cutout |