TWI713127B - 半導體裝置及在半導體晶粒周圍形成絕緣層的方法 - Google Patents
半導體裝置及在半導體晶粒周圍形成絕緣層的方法 Download PDFInfo
- Publication number
- TWI713127B TWI713127B TW107122137A TW107122137A TWI713127B TW I713127 B TWI713127 B TW I713127B TW 107122137 A TW107122137 A TW 107122137A TW 107122137 A TW107122137 A TW 107122137A TW I713127 B TWI713127 B TW I713127B
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor wafer
- trench
- insulating material
- semiconductor
- forming
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 299
- 238000000034 method Methods 0.000 title claims description 58
- 239000011810 insulating material Substances 0.000 claims abstract description 101
- 239000004020 conductor Substances 0.000 claims description 69
- 230000008569 process Effects 0.000 claims description 37
- 238000004519 manufacturing process Methods 0.000 claims description 18
- 238000000465 moulding Methods 0.000 claims description 18
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 15
- 238000005520 cutting process Methods 0.000 claims description 12
- 238000000227 grinding Methods 0.000 claims description 11
- 229910052759 nickel Inorganic materials 0.000 claims description 9
- 238000007639 printing Methods 0.000 claims description 8
- 238000009413 insulation Methods 0.000 claims description 5
- 238000007747 plating Methods 0.000 claims description 4
- 239000013078 crystal Substances 0.000 claims description 3
- 239000008393 encapsulating agent Substances 0.000 description 89
- 239000000463 material Substances 0.000 description 37
- 239000000758 substrate Substances 0.000 description 25
- 239000000945 filler Substances 0.000 description 15
- 238000003698 laser cutting Methods 0.000 description 14
- 229920000642 polymer Polymers 0.000 description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- -1 for example Substances 0.000 description 12
- 238000005498 polishing Methods 0.000 description 11
- 150000001875 compounds Chemical class 0.000 description 10
- 230000007613 environmental effect Effects 0.000 description 10
- 239000010931 gold Substances 0.000 description 9
- 230000003287 optical effect Effects 0.000 description 9
- 238000005530 etching Methods 0.000 description 8
- 230000006870 function Effects 0.000 description 8
- 229910052737 gold Inorganic materials 0.000 description 8
- 238000003486 chemical etching Methods 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 239000010949 copper Substances 0.000 description 7
- 238000004806 packaging method and process Methods 0.000 description 7
- 238000005240 physical vapour deposition Methods 0.000 description 7
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 238000012634 optical imaging Methods 0.000 description 6
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 6
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 235000012239 silicon dioxide Nutrition 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 229910000679 solder Inorganic materials 0.000 description 6
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 6
- HCWZEPKLWVAEOV-UHFFFAOYSA-N 2,2',5,5'-tetrachlorobiphenyl Chemical compound ClC1=CC=C(Cl)C(C=2C(=CC=C(Cl)C=2)Cl)=C1 HCWZEPKLWVAEOV-UHFFFAOYSA-N 0.000 description 5
- 239000003822 epoxy resin Substances 0.000 description 5
- 239000000615 nonconductor Substances 0.000 description 5
- 229920000647 polyepoxide Polymers 0.000 description 5
- KCTAWXVAICEBSD-UHFFFAOYSA-N prop-2-enoyloxy prop-2-eneperoxoate Chemical compound C=CC(=O)OOOC(=O)C=C KCTAWXVAICEBSD-UHFFFAOYSA-N 0.000 description 5
- 229920002994 synthetic fiber Polymers 0.000 description 5
- 239000011135 tin Substances 0.000 description 5
- 239000010936 titanium Substances 0.000 description 5
- FRWYFWZENXDZMU-UHFFFAOYSA-N 2-iodoquinoline Chemical compound C1=CC=CC2=NC(I)=CC=C21 FRWYFWZENXDZMU-UHFFFAOYSA-N 0.000 description 4
- 239000000853 adhesive Substances 0.000 description 4
- 230000001070 adhesive effect Effects 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- LTPBRCUWZOMYOC-UHFFFAOYSA-N beryllium oxide Inorganic materials O=[Be] LTPBRCUWZOMYOC-UHFFFAOYSA-N 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 230000005684 electric field Effects 0.000 description 4
- 238000007772 electroless plating Methods 0.000 description 4
- 238000009713 electroplating Methods 0.000 description 4
- 239000003344 environmental pollutant Substances 0.000 description 4
- 239000010408 film Substances 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 231100000719 pollutant Toxicity 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 229910052709 silver Inorganic materials 0.000 description 4
- 229910052718 tin Inorganic materials 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- 229910003336 CuNi Inorganic materials 0.000 description 3
- 229910007637 SnAg Inorganic materials 0.000 description 3
- 239000002390 adhesive tape Substances 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 3
- 238000000708 deep reactive-ion etching Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 239000003792 electrolyte Substances 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 238000003475 lamination Methods 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 238000000275 quality assurance Methods 0.000 description 3
- 239000010944 silver (metal) Substances 0.000 description 3
- 238000004528 spin coating Methods 0.000 description 3
- 238000005507 spraying Methods 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 229910001020 Au alloy Inorganic materials 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 2
- 229910000990 Ni alloy Inorganic materials 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 239000012774 insulation material Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 239000002861 polymer material Substances 0.000 description 2
- 238000007650 screen-printing Methods 0.000 description 2
- 238000005476 soldering Methods 0.000 description 2
- IHGSAQHSAGRWNI-UHFFFAOYSA-N 1-(4-bromophenyl)-2,2,2-trifluoroethanone Chemical compound FC(F)(F)C(=O)C1=CC=C(Br)C=C1 IHGSAQHSAGRWNI-UHFFFAOYSA-N 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- MDPILPRLPQYEEN-UHFFFAOYSA-N aluminium arsenide Chemical compound [As]#[Al] MDPILPRLPQYEEN-UHFFFAOYSA-N 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 238000007641 inkjet printing Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000012778 molding material Substances 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000000427 thin-film deposition Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
- 239000013585 weight reducing agent Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02371—Disposition of the redistribution layers connecting the bonding area on a surface of the semiconductor or solid-state body with another surface of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/033—Manufacturing methods by local deposition of the material of the bonding area
- H01L2224/0331—Manufacturing methods by local deposition of the material of the bonding area in liquid form
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05561—On the entire surface of the internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05562—On the entire exposed surface of the internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Dicing (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
一種半導體裝置包括一半導體晶圓,該半導體晶圓包含被形成在該半導體晶圓的第一表面上方的複數個半導體晶粒和複數個接觸墊。一溝槽被部分形成貫穿該半導體晶圓的該第一表面。一絕緣材料被設置在該半導體晶圓的第一表面上方及該第一溝槽之中。一導體層被形成在該些接觸墊上方。該導體層會被印刷為用以延伸在介於相鄰接觸墊之間的溝槽中的絕緣材料上方。和該半導體晶圓之第一表面反向的該半導體晶圓的一部分會被移除至該第一溝槽中的絕緣材料。一絕緣層被形成在該半導體晶圓的一第二表面和該半導體晶圓的側表面上方。該半導體晶圓會被單體化裁切貫穿該第一溝槽中的絕緣材料,以便分離該半導體晶粒。
Description
本發明大體上和半導體裝置有關,且更明確地說,關於一種半導體裝置及在半導體晶粒周圍形成絕緣層的方法。
在現代的電子產品中經常發現半導體裝置。半導體裝置會有不同數量與密度的電性構件。離散式半導體裝置通常含有某一種類型的電性構件,舉例來說,發光二極體(Light Emitting Diode,LED)、小訊號電晶體、電阻器、電容器、電感器、以及功率金屬氧化物半導體場效電晶體(Metal Oxide Semiconductor Field Effect Transistor,MOSFET)。整合式半導體裝置通常含有數百個至數百萬個電性構件。整合式半導體裝置的範例包含微控制器、微處理器、電荷耦合裝置(Charged-Coupled Device,CCD)、太陽能電池、以及數位微鏡裝置(Digital Micro-mirror Device,DMD)。
半導體裝置會實施各式各樣的功能,例如,訊號處理、高速計算、傳送與接收電磁訊號、控制電子裝置、將太陽光轉換成電能、以及產生電視顯示器的視覺投影。在娛樂領域、通訊領域、電力轉換領域、網路領域、電腦領域、以及消費性產品領域中皆會發現半導體裝置。在軍事應用、航空、自動車、工業控制器、以及辦公室設備中同樣會發現半導體裝置。
半導體裝置會利用半導體材料的電性特性。半導體材料的結構使
得可藉由施加電場或基極電流或是經由摻雜處理來操縱該材料的導電性。摻雜會將雜質引入至半導體材料之中,以便操縱及控制半導體裝置的傳導性。
半導體裝置含有主動電性結構與被動電性結構。主動結構(其包含雙極電晶體與場效電晶體)會控制電流的流動。藉由改變摻雜程度以及施加電場或基極電流,電晶體便會提高或限制電流的流動。被動結構(其包含電阻器、電容器、以及電感器)會創造用以實施各式各樣電性功能所需要的電壓和電流之間的關係。該些被動結構與主動結構會被電性連接以形成讓半導體裝置實施高速運算及其它實用功能的電路。
半導體裝置通常使用兩種複雜的製程來製造,也就是,前端製造以及後端製造,每一者皆可能涉及許多步驟。前端製造涉及在一半導體晶圓的表面上形成複數個晶粒。每一個半導體晶粒通常相同並且含有藉由電性連接主動構件和被動構件而形成的電路。後端製造涉及從已完成的晶圓中單體化裁切獨特半導體晶粒並且封裝該晶粒以便提供結構性支撐以及環境隔離。
半導體製造的一目標係保護半導體晶粒,避免受到外部環境元素(例如,濕氣、污染物、以及光)的破壞。一囊封劑或模製化合物經常會被塗敷在該半導體晶粒上方。該半導體晶粒的一或更多個表面,尤其是在覆晶組態中,可能仍曝露於外部環境元素。
本技術領域需要保護半導體晶粒避免受到外部環境元素破壞。據此,於一實施例中,本發明係一種製造半導體裝置的方法,該方法包括下面步驟:提供一半導體晶圓,其包含被形成在該半導體晶圓之第一表面上方的複數個半導體晶粒和複數個接觸墊;形成部分貫穿該半導體晶圓之第一表面的第一溝槽;設置一絕緣材料於該半導體晶圓的第一表面上方及該第一溝槽之中;移除和該半導體晶圓之第一表面反向的該半導體晶圓的一部分至該第一溝槽中的
絕緣材料;形成一絕緣層於該半導體晶圓的一第二表面和該半導體晶圓的側表面上方;以及貫穿該第一溝槽中的絕緣材料來單體化裁切該半導體晶圓,用以分離該半導體晶粒。
於另一實施例中,本發明係一種製造半導體裝置的方法,該方法包括下面步驟:提供一半導體晶圓,其包含被形成在該半導體晶圓之第一表面上方的複數個半導體晶粒和複數個接觸墊;形成第一溝槽於該半導體晶圓的第一表面之中;設置一絕緣材料於該半導體晶圓的第一表面上方及該第一溝槽之中;以及形成一絕緣層於該半導體晶圓的一第二表面和該半導體晶圓的側表面上方。
於另一實施例中,本發明係一種製造半導體裝置的方法,該方法包括下面步驟:提供一半導體晶圓;形成第一溝槽於該半導體晶圓的第一表面之中;設置一絕緣材料於該半導體晶圓的第一表面上方及該第一溝槽之中;以及形成一絕緣層於該半導體晶圓的一第二表面和該半導體晶圓的側表面上方。
於另一實施例中,本發明係一種半導體裝置,其包括一半導體晶圓,該半導體晶圓包含被形成在該半導體晶圓的第一表面之中的第一溝槽。一絕緣材料被設置在該半導體晶圓的第一表面上方及該第一溝槽之中。一絕緣層被形成在該半導體晶圓的一第二表面和該半導體晶圓的側表面上方。
50:電子裝置
52:印刷電路板(PCB)
54:訊號線路
56:焊線封裝
58:覆晶
60:球柵陣列(BGA)
62:凸塊晶片載體(BCC)
66:平台格柵陣列(LGA)
68:多晶片模組(MCM)
70:方形扁平無導線封裝(QFN)
72:方形扁平封裝
74:嵌入式晶圓級球柵陣列(eWLB)
120:半導體晶圓
122:基礎基板材料
124:半導體晶粒或構件
126:切割道
128:半導體晶圓背表面或非主動表面
130:主動表面
132:導電層
140:載板或暫時性基板
142:介面層或雙面膠帶
144:溝槽
145:鋸片或雷射切割工具
146:絕緣材料
147:半導體晶粒側表面
148:導體層表面
150:研磨機
160:凹腔
162:模套
164:囊封劑或模製化合物
166:入口
168:真空
170:埠口
172:研磨機
174:導電層
176:載板或暫時性基板
178:介面層或雙面膠帶
180:研磨機
182:光學感測器或光學成像機
184:絕緣層
186:半導體晶圓側表面
190:凹腔
192:模套
194:囊封劑或模製化合物
196:入口
198:真空
200:埠口
202:切晶膠帶
204:鋸片或雷射切割工具
220:導電層
226:載板或暫時性基板
228:介面層或雙面膠帶
230:研磨機
232:光學感測器或光學成像機
234:絕緣層
236:半導體晶圓側表面
240:凹腔
242:模套
244:囊封劑
246:入口
248:真空
250:埠口
252:切晶膠帶
254:鋸片或雷射切割工具
260:絕緣材料
262:半導體晶粒側表面
264:導體層表面
266:研磨機
270:凹腔
272:模套
274:囊封劑或模製化合物
276:入口
278:真空
280:埠口
282:研磨機
286:溝槽
287:鋸片或雷射切割工具
288:導電層
290:載板或暫時性基板
292:介面層或雙面膠帶
294:研磨機
296:光學感測器或光學成像機
300:絕緣層
302:半導體晶圓側表面
310:凹腔
312:模套
314:囊封劑或模製化合物
316:入口
318:真空
320:埠口
322:切晶膠帶
324:鋸片或雷射切割工具
圖1所示的係一印刷電路板(Printed Circuit Board,PCB),在該PCB的表面鑲嵌著不同類型的封裝;圖2a至2q所示的係在一半導體晶圓周圍形成絕緣材料的製程;圖3所示的係圖2a至2q的製程流程中的半導體晶粒;圖4a至4g所示的係在一具有導體印刷的半導體晶圓周圍形成絕緣材料的另
一製程;圖5所示的係圖4a至4g的製程流程中的半導體晶粒;圖6a至6m所示的係在一半導體晶圓周圍形成絕緣材料的另一製程,在該半導體晶粒的側表面上有一導體層;以及圖7所示的係圖6a至6m的製程流程中的半導體晶粒。
在下面的說明中參考圖式於一或更多個實施例中說明本發明,於該些圖式中,相同的符號代表相同或雷同的元件。雖然本文以達成本發明之目的的最佳模式來說明本發明;不過,熟習本技術的人士便明白,本說明希望涵蓋受到下面揭示內容及圖式支持的隨附申請專利範圍及申請專利範圍等效範圍所定義的本發明的精神與範疇內可以併入的替代例、修正例、以及等效例。
半導體裝置通常會使用兩種複雜的製程來製造:前端製造和後端製造。前端製造涉及在一半導體晶圓的表面上形成複數個半導體晶粒。該晶圓上的每一個半導體晶粒皆含有主動電性構件和被動電性構件,它們會被電性連接而形成功能性電路。主動電性構件(例如電晶體與二極體)能夠控制電流的流動。被動電性構件(例如電容器、電感器、以及電阻器)會創造用以實施電路功能所需要的電壓和電流之間的關係。本文中所使用的「半導體晶粒」一詞兼具單數與複數形式,且據此能夠表示單一半導體裝置以及多個半導體裝置。
被動構件和主動構件會藉由一連串的製程步驟被形成在該半導體晶圓的表面上方,該些製程步驟包含:摻雜、沉積、光微影術、蝕刻、以及平坦化。摻雜會藉由下面的技術將雜質引入至半導體材料之中,例如:離子植入或是熱擴散。摻雜製程會藉由響應於電場或基極電流來動態改變半導體材料傳導性而修正主動裝置中半導體材料的導電性。電晶體含有不同類型及不同摻雜程度的多個區域,它們會在必要時被排列成用以在施加電場或基極電流下讓
該電晶體提高或限制電流的流動。
主動構件和被動構件係由具有不同電性特性的多層材料構成。該些層能夠藉由各式各樣的沉積技術來形成,其部分取決於要被沉積的材料的類型。舉例來說,薄膜沉積可能包含:化學氣相沉積(Chemical Vapor Deposition,CVD)製程、物理氣相沉積(Physical Vapor Deposition,PVD)製程、電解質電鍍製程、以及無電極電鍍製程。每一層通常都會被圖樣化,以便形成主動構件、被動構件、或是構件之間的電性連接線的一部分。
後端製造係指將已完成的晶圓切割或單體化裁切成獨特的半導體晶粒,並且接著封裝該半導體晶粒,以達結構性支撐以及環境隔離的效果。為單體化裁切半導體晶粒,該晶圓會利用雷射切割工具或鋸片沿著該晶圓中被稱為切割道(saw street)或切割線(scribe line)的非功能性區域被切割。經過單體化裁切之後,獨特的半導體晶粒會被鑲嵌至包含接針或接觸墊的封裝基板,以便和其它系統構件進行互連。被形成在該半導體晶粒上方的接觸墊接著會被連接至該封裝裡面的接觸墊。該些電性連接線可利用焊料凸塊、短柱凸塊、導電膏、或是焊線來製成。一囊封劑或是其它模製材料會被沉積在該封裝的上方,用以提供物理性支撐和電性隔離。接著,已完成的封裝便會被插入一電性系統之中並且讓其它系統構件可取用該半導體裝置的功能。
圖1圖解電子裝置50,其具有一晶片載體基板或是印刷電路板(PCB)52,在其表面上鑲嵌著複數個半導體封裝。電子裝置50會具有某一種類型的半導體封裝或是多種類型的半導體封裝,端視應用而定。為達解釋的目的,圖1中顯示不同類型的半導體封裝。
電子裝置50能夠係單機型系統,其使用該些半導體封裝來實施一或更多項電性功能。或者,電子裝置50亦能夠係一較大型系統中的子構件。舉例來說,電子裝置50能夠係蜂巢式電話、個人數位助理(Personal Digital
Assistant,PDA)、數位錄像機(Digital Video Camera,DVC)、或是其它電子通訊裝置的一部分。或者,電子裝置50能夠係圖形卡、網路介面卡、或是能夠被插入在電腦之中的其它訊號處理卡。該半導體封裝能夠包含:微處理器、記憶體、特定應用積體電路(Application Specific Integrated Circuits,ASIC)、邏輯電路、類比電路、射頻(Radio Frequency,RF)電路、離散式裝置、或是其它半導體晶粒或電性構件。該些產品要被市場接受,微型化以及減輕重量相當重要。半導體裝置之間的距離可能縮小,以達更高密度的目的。
在圖1中,PCB 52提供一種通用基板,用以達到結構性支撐以及電性互連被鑲嵌在該PCB上的半導體封裝的目的。多條導體訊號線路54會利用下面製程被形成在PCB 52的一表面上方或是多層裡面:蒸發製程、電解電鍍製程、無電極電鍍製程、網印製程、或是其它合宜的金屬沉積製程。訊號線路54在該些半導體封裝、被鑲嵌的構件、以及其它外部系統構件中的每一者之間提供電性通訊。線路54亦提供連接至每-一個該些半導體封裝的電力連接線及接地連接線。
於某些實施例中,一半導體裝置會有兩個封裝層。第一層封裝係一種用於以機械方式及電性方式將該半導體晶粒附接至一中間載板的技術。第二層封裝則涉及以機械方式及電性方式將該中間載板附接至該PCB。於其它實施例中,一半導體裝置可以僅有該第一層封裝,其中,該晶粒以機械方式及電性方式直接被鑲嵌至該PCB。
為達解釋的目的,圖中在PCB 52上顯示數種類型的第一層封裝,其包含焊線封裝56以及覆晶58。除此之外,圖中還顯示被鑲嵌在PCB 52上的數種類型第二層封裝,其包含:球柵陣列(Ball Grid Array,BGA)60;凸塊晶片載體(Bump Chip Carrier,BCC)62;平台格柵陣列(Land Grid Array,LGA)66;多晶片模組(Multi-Chip Module,MCM)68;方形扁平無導線封裝(Quad Flat
Non-leaded package,QFN)70;方形扁平封裝72;以及覆晶74。端視系統需求而定,由第一層封裝樣式和第二層封裝樣式之任何組合配置而成的半導體封裝以及其它電子構件所組成的任何組合皆能夠被連接至PCB 52。於某些實施例中,電子裝置50包含單一附接半導體封裝;不過,其它實施例則會需要多個互連封裝。藉由在單一基板上方組合一或更多個半導體封裝,製造商便能夠將事先製造的構件併入電子裝置和系統之中。因為該些半導體封裝包含精密的功能,所以,電子裝置能夠使用較便宜的構件及有效率的製程來製造。所產生的裝置比較不可能失效而且製造價格較低廉,從而降低消費者的成本。
圖2a顯示一具有基礎基板材料122(例如,矽、鍺、磷化鋁、砷化鋁、砷化鎵、氮化鎵、磷化銦、碳化矽、或是用於結構性支撐的其它本體半導體材料)的半導體晶圓120。複數個半導體晶粒或構件124會被形成在晶圓120上,藉由如上面所述之非主動的晶粒間晶圓區域、切割線、或切割道126來分離。切割道126提供切割區,以便將半導體晶圓120單體化裁切成獨特的半導體晶粒124。於一實施例中,半導體晶圓120的寬度或直徑為200至300毫米(mm)而厚度為700微米(μm)。於另一實施例中,半導體晶圓120的寬度或直徑為100至450mm。
圖2b所示的係半導體晶圓120的一部分的剖視圖。半導體晶圓120,以及每一個半導體晶粒124,有一背表面或非主動表面128以及含有類比電路或數位電路的主動表面130,該些類比電路或數位電路會被施行為根據該晶粒的電性設計與功能被形成在該晶粒裡面及電性互連的主動裝置、被動裝置、導體層、以及介電層。舉例來說,該電路可以包含被形成在主動表面130裡面的一或更多個電晶體、二極體、以及其它電路元件,用以施行類比電路或數位電路,例如,數位訊號處理器(Digital Signal Processor,DSP)、ASIC、記憶體、或是其它訊號處理電路。半導體晶粒124可以還含有用於RF訊號處理的整合式被動裝置(Integrated Passive Device,IPD),例如,電感器、電容器、以及電阻器。於一實
施例中,半導體晶粒124為一覆晶型裝置。
一導電層132會使用PVD、CVD、電解質電鍍、無電極電鍍製程、或是其它合宜的金屬沉積製程被形成在主動表面130的上方。導體層132能夠係由下面所製成的一或更多層:鋁(Al)、銅(Cu)、錫(Sn)、鎳(Ni)、金(Au)、銀(Ag)、鈦(Ti)、或是其它合宜的導電材料。於一實施例中,導體層132為藉由無電極沉積或電鍍被形成在Al上方的Ni。其它金屬層亦能夠被用來形成導體層132。導體層132的操作如同被電性連接至主動表面130上之電路的接觸墊。導體層132會被形成為多個接觸墊,它們以並排的方式被設置在和半導體晶粒124的邊緣相隔第一距離處,如圖2b之中所示。或者,導體層132會被形成為偏移在多列之中的多個接觸墊,俾使得第一列接觸墊會被設置在和該晶粒的邊緣相隔第一距離處,而與該第一列交錯的第二列接觸墊則被設置在和該晶粒的邊緣相隔第二距離處。
圖2c所示的係一載板或暫時性基板140的一部分的剖視圖,該載板或暫時性基板140含有犧牲性基礎材料,例如,矽、聚合物、氧化鈹、玻璃、或是用於達到結構性支撐之目的的其它合宜低成本剛性材料。一介面層或雙面膠帶142被形成在載板140上方成為一暫時性膠黏焊膜、蝕刻阻止層、或是熱脫模層。半導體晶圓120被定位在載板140和介面層142上方並且被鑲嵌至載板140和介面層142,主動表面130和導體層132背向該載板。圖2d所示的係已被鑲嵌至載板140之介面層142的半導體晶圓120。
在圖2e中,一溝槽144會利用鋸片或雷射切割工具145、深反應離子蝕刻(Deep Reactive Ion Etching,DRIE)、或是其它合宜切割製程沿著切割道126部分但是沒有完全貫穿半導體晶圓120被形成在半導體晶圓120的表面中。於一實施例中,在700μm厚度的半導體晶圓120中的溝槽144具有210μm的深度。或者,溝槽144的深度為半導體晶圓120之厚度的0.25至0.50。圖2f所示的係沿著切
割道126被形成在半導體晶圓120中的溝槽144的平面圖。半導體晶圓120會先以電漿蝕刻或化學性蝕刻進行預處置,用以增強後面塗敷的絕緣材料或囊封劑的黏著性。氧化物沉積會被套用至需要第二層金屬終端的半導體晶圓120。
在圖2g中,溝槽144會被絕緣材料146(例如,環氧樹脂或聚合物材料)填充。絕緣材料146覆蓋溝槽144中的半導體晶粒124的側表面147並且進一步形成一位於主動表面130上方的層。於另一實施例中,絕緣材料146能夠為二氧化矽(SiO2)、氮化矽(Si3N4)、氮氧化矽(SiON)、五氧化二鉭(Ta2O5)、三氧化二鋁(Al2O3)、或是具有雷同絕緣特性及結構特性的其它材料。絕緣材料層146延伸至導體層132的表面148,露出表面148,如圖2g中所示。絕緣材料146被固化以便凝固並黏結至主動表面130以及半導體晶粒124的側表面147。
於另一實施例中,該絕緣材料層146的厚度足以覆蓋導體層132的表面148,如圖2h中所示。於此情況中,研磨機150會移除多餘的絕緣材料146,以便平坦化該絕緣材料並且露出導體層132的表面148。
於另一實施例中,不會在圖2g或2h中塗敷絕緣材料146,取而代之的係,半導體晶圓120會從載板140中移除並放置在模套162的凹腔160中,如圖2i中所示。某個體積的囊封劑或模製化合物164會在主動表面130上方的高溫與高壓下被注入凹腔160之中(舉例來說,經由入口166)以及半導體晶圓120的溝槽144之中。在自動模製製程期間會在埠口170吸入真空168,用以達成平均分散、均勻分佈、實質上沒有空隙的囊封劑164。或者,半導體晶圓120會由真空輔助以模套162中的囊封劑164壓模。囊封劑164能夠為聚合物合成材料,例如,有填充劑的環氧樹脂、有填充劑的環氧丙烯酸酯、或是有適當填充劑的聚合物。囊封劑164係非導體,為半導體晶粒124提供物理性支撐和環境保護,避免受到外部元素、污染物、以及濕氣的破壞。囊封劑164還保護半導體晶粒124,避免因曝露於光中而受損。半導體晶圓120會從模套162中移除,囊封劑164則被設置在
主動表面130上方和半導體晶圓120的溝槽144之中。在圖2j中,研磨機172會移除多餘的囊封劑164,以便平坦化該囊封劑並且露出導體層132的表面148。
據此,被設置在主動表面130上方和溝槽144之中的絕緣材料能夠為如圖2g或2h中的絕緣材料146或是如圖2j中的囊封劑164。下面說明係針對絕緣材料146,但是亦適用於具有囊封劑164的實施例。回到圖2h,導體層132的表面148會被清洗,並且一導電層174會使用PVD、CVD、電解質電鍍、無電極電鍍製程、或是其它合宜的金屬沉積製程被形成在導體層132的表面148上方,如圖2k中所示。導體層174能夠係由下面所製成的一或更多層:Al、Cu、Sn、Ni、Au、Ag、Ti、SnAg、SnAgCu、CuNi、CuNiAu、CuSnAg、CuNiPdAu、或是其它合宜的導電材料。於一實施例中,導體層174為Ni、Au、或是Ni/Au合金。導體層174延伸在絕緣材料146或囊封劑164之上並且抑制導體層132的氧化。
在圖2l中,載板140和介面層142會藉由化學性蝕刻、機械性剝除、化學機械性平坦化(Chemical Mechanical Planarization,CMP)、機械性研磨、熱烘烤、UV光、雷射掃描、或是濕式脫除被移除。圖2l進一步顯示一載板或暫時性基板176的一部分的剖視圖,該載板或暫時性基板176含有犧牲性基礎材料,例如,矽、聚合物、氧化鈹、玻璃、或是用於達到結構性支撐之目的的其它合宜低成本剛性材料。一介面層或雙面膠帶178被形成在載板176上方成為一暫時性膠黏焊膜、蝕刻阻止層、或是熱脫模層。半導體晶圓120被定位在載板176的介面層178上方並且被鑲嵌至載板176的介面層178,主動表面130以及導體層132和174朝向該載板。
在圖2m中,研磨機180往下移除一部分的基板材料122至溝槽144中的絕緣材料146。或者,一部分的基板材料122會藉由蝕刻製程被移除,用以露出溝槽144中的絕緣材料146。半導體晶圓120以及相應的半導體晶粒124的厚度會因被移除的基板材料122的數額而縮減。於一實施例中,研磨機180受控於
光學感測器或光學成像機182,以便達成半導體晶圓120的所希望或最佳厚度,舉例來說,210μm。光學感測器182監視半導體晶圓120的研磨後厚度並且調整研磨機180以保持平坦、均勻、以及精確的研磨操作。半導體材料122雖然已被移除至溝槽144;不過,半導體晶粒124仍藉由該些溝槽中的已固化絕緣材料146而被固定在一起。
在圖2n中,一絕緣層184會使用PVD、CVD、印刷、層疊、旋塗、或噴塗被形成在半導體晶圓120的背表面128和側表面186的上方。絕緣層184含有由下面所製成的一或更多層:SiO2、Si3N4、SiON、Ta2O5、Al2O3、或是具有雷同絕緣特性及結構特性的其它材料。於一實施例中,絕緣層184係一LC型背面塗佈黏著膠帶,用以保護和強化背表面128以及側表面186。
在圖2o中,載板176和介面層178會藉由化學性蝕刻、機械性剝除、CMP、機械性研磨、熱烘烤、UV光、雷射掃描、或是濕式脫除被移除,留下被絕緣材料146或囊封劑164以及絕緣層184完全封閉的半導體晶圓120(也就是,所有側表面147和186、背表面128、以及主動表面130),導體層174會露出用於進行電性互連。此外,半導體晶粒124亦會被雷射標記。
於另一實施例中,不會在圖2n中塗敷絕緣層184,取而代之的係,有絕緣材料146的半導體晶圓120被放置在模套192的凹腔190中,如圖2p中所示。某個體積的囊封劑或模製化合物194會在半導體晶圓120的背表面128上方和側表面186周圍的高溫與高壓下被注入凹腔190之中(舉例來說,經由入口196)。在自動模製製程期間會在埠口200吸入真空198,用以達成平均分散、均勻分佈、實質上沒有空隙的囊封劑194。或者,半導體晶圓120會由真空輔助以模套192中的囊封劑194壓模。囊封劑194能夠為聚合物合成材料,例如,有填充劑的環氧樹脂、有填充劑的環氧丙烯酸酯、或是有適當填充劑的聚合物。囊封劑194係非導體,為半導體晶粒124提供物理性支撐和環境保護,避免受到外部元素、污染
物、以及濕氣的破壞。囊封劑194還保護半導體晶粒124,避免因曝露於光中而受損。半導體晶圓120會從模套192中移除,囊封劑164則位在半導體晶圓120的背表面128上方和側表面186周圍,雷同於圖2o。一研磨機會移除多餘的囊封劑194,以便平坦化該囊封劑,雷同於圖2h。據此,半導體晶圓120被絕緣材料146或囊封劑164以及絕緣層184或囊封劑194完全封閉,也就是,所有側表面147和186、背表面128、以及主動表面130,導體層174則露出用於進行電性互連。此外,半導體晶粒124亦會被雷射標記。
在圖2q中,半導體晶圓120被放置在切晶膠帶202上並且利用鋸片或雷射切割工具204單體化裁切貫穿溝槽144中的絕緣材料146或囊封劑164的中心成為獨特的半導體晶粒124。鋸片或雷射切割工具204的寬度小於溝槽144的寬度,留下側表面147和主動表面130上的絕緣材料146或囊封劑164以及每一個半導體晶粒124的側表面186和背表面128上的絕緣層184或囊封劑194用以保護該半導體晶粒的側表面、主動表面、以及背表面。經單體化裁切的半導體晶粒124會利用一超音波工具來與切晶膠帶202分離並且接著進行品質保證與功能測試。
圖3所示的係單體化裁切後的半導體晶粒124。半導體晶粒124的主動表面130上的電路被電性連接至導體層132和174,用於進行外部互連。於一實施例中,半導體晶粒124係一覆晶型晶粒。絕緣材料146或囊封劑164保護半導體晶粒124的側表面147和主動表面130。絕緣層184或囊封劑194覆蓋半導體晶粒124的側表面186和背表面128。據此,每一個半導體晶粒124被絕緣材料146或囊封劑164以及絕緣層184或囊封劑194完全封閉,也就是,所有側表面147和186、背表面128、以及主動表面130,導體層174則露出用於進行電性互連。
圖4a至4g所示的係有一印刷導體層被印刷在導體層132和絕緣材料146上方的替代實施例。接續圖2h,導體層132的表面148會被清洗,並且一導電層220會利用網印、模版印刷、或是噴墨印刷被形成在導體層132的表面148和
絕緣材料146上方,如圖4a中所示。於一實施例中,導體層220係以Ag油墨來印刷,以便減少寄生電容並且提供改良的表面鑲嵌品質。導體層220的印刷允許形成任何形狀電極。或者,導體層220能夠係以微影製程所形成之由下面所製成的一或更多層:Al、Cu、Sn、Ni、Au、Ag、Ti、SnAg、SnAgCu、CuNi、CuNiAu、CuSnAg、CuNiPdAu、或是其它合宜的導電材料。導體層220於溝槽144的反向側上的導體層132的一部分之間延伸在該溝槽上方。導體層220延伸在絕緣材料146或囊封劑164之上並且抑制導體層132的氧化。
在圖4b中,載板140和介面層142會藉由化學性蝕刻、機械性剝除、CMP、機械性研磨、熱烘烤、UV光、雷射掃描、或是濕式脫除被移除。圖4b進一步顯示一載板或暫時性基板226的一部分的剖視圖,該載板或暫時性基板226含有犧牲性基礎材料,例如,矽、聚合物、氧化鈹、玻璃、或是用於達到結構性支撐之目的的其它合宜低成本剛性材料。一介面層或雙面膠帶228被形成在載板226上方成為一暫時性膠黏焊膜、蝕刻阻止層、或是熱脫模層。半導體晶圓120被定位在載板226的介面層228上方並且被鑲嵌至載板226的介面層228,主動表面130以及導體層132和220朝向該載板。
在圖4c中,研磨機230往下移除一部分的基板材料122至溝槽144中的絕緣材料146。或者,一部分的基板材料122會藉由蝕刻製程被移除,用以露出溝槽144中的絕緣材料146。半導體晶圓120以及相應的半導體晶粒124的厚度會因被移除的基板材料122的數額而縮減。於一實施例中,研磨機230受控於光學感測器或光學成像機232,以便達成半導體晶圓120的所希望或最佳厚度,舉例來說,210μm。光學感測器232監視半導體晶圓120的研磨後厚度並且調整研磨機230以保持平坦、均勻、以及精確的研磨操作。半導體材料122雖然已被移除至溝槽144;不過,半導體晶粒124仍藉由該些溝槽中的已固化絕緣材料146而被固定在一起。
在圖4d中,一絕緣層234會使用PVD、CVD、印刷、層疊、旋塗、或噴塗被形成在半導體晶圓120的背表面128和側表面236的上方。絕緣層234含有由下面所製成的一或更多層:SiO2、Si3N4、SiON、Ta2O5、Al2O3、或是具有雷同絕緣特性及結構特性的其它材料。於一實施例中,絕緣層234係一LC型背面塗佈黏著膠帶,用以保護和強化背表面128以及側表面236。
在圖4e中,載板226和介面層228會藉由化學性蝕刻、機械性剝除、CMP、機械性研磨、熱烘烤、UV光、雷射掃描、或是濕式脫除被移除,留下被絕緣材料146或囊封劑164以及絕緣層234完全封閉的半導體晶圓120(也就是,所有側表面147和236、背表面128、以及主動表面130),導體層220會露出用於進行電性互連。此外,半導體晶粒124亦會被雷射標記。
於另一實施例中,不會在圖4d中塗敷絕緣層234,取而代之的係,有絕緣材料146的半導體晶圓120被放置在模套242的凹腔240中,如圖4f中所示。某個體積的囊封劑或模製化合物244會在半導體晶圓120的背表面128上方和側表面236周圍的高溫與高壓下被注入凹腔240之中(舉例來說,經由入口246)。在自動模製製程期間會在埠口250吸入真空248,用以達成平均分散、均勻分佈、實質上沒有空隙的囊封劑244。或者,半導體晶圓120會由真空輔助以模套242中的囊封劑244壓模。囊封劑244能夠為聚合物合成材料,例如,有填充劑的環氧樹脂、有填充劑的環氧丙烯酸酯、或是有適當填充劑的聚合物。囊封劑244係非導體,為半導體晶粒124提供物理性支撐和環境保護,避免受到外部元素、污染物、以及濕氣的破壞。囊封劑244還保護半導體晶粒124,避免因曝露於光中而受損。半導體晶圓120會從模套242中移除,囊封劑244則位在半導體晶圓120的背表面128上方和側表面236周圍,雷同於圖4d。一研磨機會移除多餘的囊封劑244,以便平坦化該囊封劑,雷同於圖2h。據此,半導體晶圓120被絕緣材料146或囊封劑164以及絕緣層234或囊封劑244完全封閉,也就是,所有側表面147和
236、背表面128、以及主動表面130,導體層220則露出用於進行電性互連。此外,半導體晶粒124亦會被雷射標記。
在圖4g中,半導體晶圓120被放置在切晶膠帶252上並且利用鋸片或雷射切割工具254單體化裁切貫穿溝槽144中的絕緣材料146或囊封劑164的中心以及導體層220成為獨特的半導體晶粒124。鋸片或雷射切割工具254的寬度小於溝槽144的寬度,留下側表面147和主動表面130上的絕緣材料146或囊封劑164以及每一個半導體晶粒124的側表面236和背表面128上的絕緣層234或囊封劑244用以保護該半導體晶粒的側表面、主動表面、以及背表面。經單體化裁切的半導體晶粒124會利用一超音波工具來與切晶膠帶252分離並且接著進行品質保證與功能測試。
圖5所示的係單體化裁切後的半導體晶粒124。半導體晶粒124的主動表面130上的電路被電性連接至導體層132和220,用於進行外部互連。於一實施例中,半導體晶粒124係一覆晶型晶粒。絕緣材料146或囊封劑164保護半導體晶粒124的側表面147和主動表面130。絕緣層234或囊封劑244覆蓋半導體晶粒124的側表面236和背表面128。據此,每一個半導體晶粒124被絕緣材料146或囊封劑164以及絕緣層234或囊封劑244完全封閉,也就是,所有側表面147和236、背表面128、以及主動表面130,導體層220則露出用於進行電性互連。額外的金屬層(舉例來說,Ni、Au、或Cu)會利用適合焊接的電鍍製程在單體化裁切後被形成在導體層220上方。
圖6a至6m所示的係有一印刷導體層被印刷在導體層132和絕緣材料260上方以及溝槽144之中的替代實施例。接續圖2e,溝槽144會被絕緣材料260(例如,環氧樹脂或聚合物材料)填充,如圖6a中所示。絕緣材料260覆蓋溝槽144中的半導體晶粒124的側表面262並且進一步形成一位於主動表面130上方的層。於另一實施例中,絕緣材料260能夠為SiO2、Si3N4、SiON、Ta2O5、Al2O3、
或是具有雷同絕緣特性及結構特性的其它材料。絕緣材料層260延伸至導體層132的表面264,露出表面264,如圖6a中所示。絕緣材料260被固化以便凝固並黏結至主動表面130以及半導體晶粒124的側表面262。
於另一實施例中,該絕緣材料層260的厚度足以覆蓋導體層132的表面264,如圖6b中所示。於此情況中,研磨機266會移除多餘的絕緣材料260,以便平坦化該絕緣材料並且露出導體層132的表面264。
於另一實施例中,不會在圖6a或6b中塗敷絕緣材料260,取而代之的係,半導體晶圓120會從載板140中移除並放置在模套272的凹腔270中,如圖6c中所示。某個體積的囊封劑或模製化合物274會在主動表面130上方的高溫與高壓下被注入凹腔270之中(舉例來說,經由入口276)以及半導體晶圓120的溝槽144之中。在自動模製製程期間會在埠口280吸入真空278,用以達成平均分散、均勻分佈、實質上沒有空隙的囊封劑274。或者,半導體晶圓120會由真空輔助以模套272中的囊封劑274壓模。囊封劑274能夠為聚合物合成材料,例如,有填充劑的環氧樹脂、有填充劑的環氧丙烯酸酯、或是有適當填充劑的聚合物。囊封劑274係非導體,為半導體晶粒124提供物理性支撐和環境保護,避免受到外部元素、污染物、以及濕氣的破壞。囊封劑274還保護半導體晶粒124,避免因曝露於光中而受損。半導體晶圓120會從模套272中移除,囊封劑274則被設置在主動表面130上方和半導體晶圓120的溝槽144之中。在圖6d中,研磨機282會移除多餘的囊封劑274,以便平坦化該囊封劑並且露出導體層132的表面264。
據此,被設置在主動表面130上方和溝槽144之中的絕緣材料能夠為如圖6a或6b中的絕緣材料260,或是如圖6d中的囊封劑274。下面的說明雖然針對絕緣材料260;但是,亦適用於具有囊封劑274的實施例。回到圖6a,一溝槽286利用鋸片或雷射切割工具287、DRIE、或是其它合宜的切割製程被形成在溝槽144中的絕緣材料260的中央區域中,部分但是沒有完全貫穿該絕緣材料,
如圖6e中所示。於一實施例中,在溝槽144深度210μm中,舉例來說,溝槽286的深度為100至150μm。或者,溝槽286的深度為溝槽144之深度的0.10至0.50。
在圖6f中,導體層132的表面264會被清洗,並且一導電層288會被形成在導體層132的表面264上方以及絕緣材料260上方的溝槽286之中。於一實施例中,導體層288係以Ag油墨來印刷,以便減少寄生電容並且提供改良的表面鑲嵌品質。導體層288的印刷允許形成任何形狀電極。或者,導體層288能夠係以微影製程所形成之由下面所製成的一或更多層:Al、Cu、Sn、Ni、Au、Ag、Ti、SnAg、SnAgCu、CuNi、CuNiAu、CuSnAg、CuNiPdAu、或是其它合宜的導電材料。於一實施例中,導體層288為Ni、Au、或是Ni/Au合金。導體層288於溝槽144的反向側上的導體層132的一部分之間延伸在該溝槽144上方並且延伸至溝槽286之中。導體層288延伸在絕緣材料260或囊封劑274之上並且抑制導體層132的氧化。
在圖6g中,載板140和介面層142會藉由化學性蝕刻、機械性剝除、CMP、機械性研磨、熱烘烤、UV光、雷射掃描、或是濕式脫除被移除。圖6g進一步顯示一載板或暫時性基板290的一部分的剖視圖,該載板或暫時性基板290含有犧牲性基礎材料,例如,矽、聚合物、氧化鈹、玻璃、或是用於達到結構性支撐之目的的其它合宜低成本剛性材料。一介面層或雙面膠帶292被形成在載板290上方成為一暫時性膠黏焊膜、蝕刻阻止層、或是熱脫模層。半導體晶圓120被定位在載板290的介面層292上方並且被鑲嵌至載板290的介面層292,主動表面130以及導體層132和288朝向該載板。
在圖6h中,研磨機294往下移除一部分的基板材料122至溝槽144中的絕緣材料260。或者,一部分的基板材料122會藉由蝕刻製程被移除,用以露出溝槽144中的絕緣材料260。半導體晶圓120以及相應的半導體晶粒124的厚度會因被移除的基板材料122的數額而縮減。於一實施例中,研磨機294受控於
光學感測器或光學成像機296,以便達成半導體晶圓120的所希望或最佳厚度,舉例來說,210μm。光學感測器296監視半導體晶圓120的研磨後厚度並且調整研磨機294以保持平坦、均勻、以及精確的研磨操作。半導體材料122雖然已被移除至溝槽144;不過,半導體晶粒124仍藉由該些溝槽中的已固化絕緣材料260而被固定在一起。
在圖6i中,一絕緣層300會使用PVD、CVD、印刷、層疊、旋塗、或噴塗被形成在半導體晶圓120的背表面128和側表面302的上方。絕緣層300含有由下面所製成的一或更多層:SiO2、Si3N4、SiON、Ta2O5、Al2O3、或是具有雷同絕緣特性及結構特性的其它材料。於一實施例中,絕緣層300係一LC型背面塗佈黏著膠帶,用以保護和強化背表面128以及側表面302。
在圖6j中,載板290和介面層292會藉由化學性蝕刻、機械性剝除、CMP、機械性研磨、熱烘烤、UV光、雷射掃描、或是濕式脫除被移除,留下被絕緣材料260或囊封劑274以及絕緣層300完全封閉的半導體晶圓120(也就是,所有側表面262和302、背表面128、以及主動表面130),導體層280會露出用於進行電性互連。此外,半導體晶粒124亦會被雷射標記。
於另一實施例中,不會在圖6i中塗敷絕緣層300,取而代之的係,有絕緣材料260的半導體晶圓120被放置在模套312的凹腔310中,如圖6k中所示。某個體積的囊封劑或模製化合物314會在半導體晶圓120的背表面128上方和側表面302周圍的高溫與高壓下被注入凹腔310之中(舉例來說,經由入口316)。在自動模製製程期間會在埠口320吸入真空318,用以達成平均分散、均勻分佈、實質上沒有空隙的囊封劑314。或者,半導體晶圓120會由真空輔助以模套312中的囊封劑314壓模。囊封劑314能夠為聚合物合成材料,例如,有填充劑的環氧樹脂、有填充劑的環氧丙烯酸酯、或是有適當填充劑的聚合物。囊封劑314係非導體,為半導體晶粒124提供物理性支撐和環境保護,避免受到外部元素、污染
物、以及濕氣的破壞。囊封劑314還保護半導體晶粒124,避免因曝露於光中而受損。半導體晶圓120會從模套312中移除,囊封劑314則位在半導體晶圓120的背表面128上方和側表面302周圍,如圖6l中所示。一研磨機會移除多餘的囊封劑314,以便平坦化該囊封劑,雷同於圖2j。據此,半導體晶圓120被絕緣材料260或囊封劑274以及絕緣層300或囊封劑314完全封閉,也就是,所有側表面262和302、背表面128、以及主動表面130,導體層288則露出用於進行電性互連。此外,半導體晶粒124亦會被雷射標記。
在圖6m中,半導體晶圓120被放置在切晶膠帶322上並且利用鋸片或雷射切割工具324單體化裁切貫穿導體層288以及溝槽144中的絕緣材料260的中心成為獨特的半導體晶粒124。鋸片或雷射切割工具324的寬度小於溝槽286的寬度,留下側表面262和主動表面130上的導體層288以及絕緣材料260或囊封劑274以及每一個半導體晶粒124的側表面302和背表面128上的絕緣層300或囊封劑314用以保護該半導體晶粒的側表面、主動表面、以及背表面。經單體化裁切的半導體晶粒124會利用一超音波工具來與切晶膠帶322分離並且接著進行品質保證與功能測試。
圖7所示的係單體化裁切後的半導體晶粒124。半導體晶粒124的主動表面130上的電路被電性連接至導體層132和288,用於進行外部互連。於一實施例中,半導體晶粒124係一覆晶型晶粒。絕緣材料260或囊封劑274保護半導體晶粒124的側表面262和主動表面130。絕緣層300或囊封劑314覆蓋半導體晶粒124的側表面302和背表面128。據此,每一個半導體晶粒124被絕緣材料260或囊封劑274以及絕緣層300或囊封劑314完全封閉,也就是,所有側表面262和302、背表面128、以及主動表面130,導體層174則露出用於進行電性互連。額外的金屬層(舉例來說,Ni、Au、或Cu)會利用適合焊接的電鍍製程在單體化裁切後被形成在導體層288上方。
本文雖然已詳細解釋本發明的一或更多個實施例;不過,熟習的技術入士便會明白可以對該些實施例進行修正與改變,其並不會脫離下面申請專利範圍中所提出之本發明的範疇。
124‧‧‧半導體晶粒或構件
128‧‧‧半導體晶圓背表面或非主動表面
130‧‧‧主動表面
132‧‧‧導電層
146‧‧‧絕緣材料
147‧‧‧半導體晶粒側表面
174‧‧‧導電層
184‧‧‧絕緣層
186‧‧‧半導體晶圓側表面
Claims (15)
- 一種製造半導體裝置的方法,其包括:提供半導體晶圓,其包含被形成在該半導體晶圓之第一表面上方的複數個接觸墊;形成第一溝槽於該半導體晶圓之該第一表面之中;設置絕緣材料於該半導體晶圓的該第一表面上方及該第一溝槽之中,其中該接觸墊從該絕緣材料暴露,以及該絕緣材料包括從該複數個接觸墊的第一接觸墊至該複數個接觸墊的第二接觸墊延伸跨過該第一溝槽的平坦部分;形成在從該第一接觸墊至該第二接觸墊之該絕緣材料的該平坦部分上延伸的導體層;背部研磨該半導體晶圓的第二表面,以暴露在該第一溝槽中的該絕緣材料;形成絕緣層於該半導體晶圓的該第二表面上方;以及經由該第一溝槽來單體化裁切該半導體晶圓,以將該半導體晶圓分離成複數個半導體晶粒。
- 根據申請專利範圍第1項的方法,其中該絕緣材料和該絕緣層封閉該半導體晶粒。
- 根據申請專利範圍第1項的方法,其進一步包含藉由印刷製程形成該導體層。
- 根據申請專利範圍第1項的方法,其進一步包含:在該第一溝槽中的該絕緣材料中形成第二溝槽;形成該導體層於該第二溝槽之中;以及經由該第二溝槽中的該導體層及該絕緣材料來單體化裁切該半導體晶圓。
- 根據申請專利範圍第1項的方法,其進一步包含:藉由第一模製製程設置該絕緣材料在該半導體晶圓的該第一表面上方和該 第一溝槽之中;以及藉由第二模製製程形成該絕緣層在該半導體晶圓的該第二表面上方。
- 根據申請專利範圍第1項的方法,其進一步包含在背部研磨該半導體晶圓之後,經由在該第一溝槽中的該絕緣材料來單體化裁切該半導體晶圓。
- 一種製造半導體裝置的方法,其包括:提供半導體晶圓,其包含複數個半導體晶粒和被形成在該半導體晶圓之第一表面上方的複數個接觸墊,其中該接觸墊各自包括平的上表面和形成在該平的上表面上方的鎳鍍覆;形成第一溝槽於該半導體晶圓的該第一表面之中;設置絕緣材料於該半導體晶圓的該第一表面上方及該第一溝槽之中,其中該接觸墊的該平的上表面係從該絕緣材料暴露;形成導體層在該接觸墊中的兩個接觸墊之間且在該第一溝槽上方;以及形成絕緣層於該半導體晶圓的第二表面上方。
- 根據申請專利範圍第7項的方法,其進一步包含:將與該半導體晶圓的該第一表面相對之該半導體晶圓的一部分移除至該第一溝槽中的該絕緣材料;以及經由在該第一溝槽中的該絕緣材料來單體化裁切該半導體晶圓,用以分離該半導體晶粒。
- 根據申請專利範圍第7項的方法,其進一步包含:在該第一溝槽中的該絕緣材料中形成第二溝槽;形成該導體層於該第二溝槽之中;以及經由該第二溝槽中的該導體層及該絕緣材料來單體化裁切該半導體晶圓,用以分離該半導體晶粒。
- 根據申請專利範圍第7項的方法,其進一步包含經由該導體層來 單體化裁切該半導體晶圓。
- 一種製造半導體裝置的方法,其包括:提供半導體晶圓,該半導體晶圓包括形成在該半導體晶圓上且具有平的上表面之接觸墊;形成第一溝槽於該半導體晶圓之第一表面之中;設置絕緣材料於該半導體晶圓的該第一表面上方及該第一溝槽之中,其中該絕緣材料覆蓋該接觸墊的該平的上表面;平坦化該絕緣材料以暴露該接觸墊的該平的上表面;以及形成絕緣層於該半導體晶圓的第二表面上方。
- 根據申請專利範圍第11項的方法,其進一步包含:形成複數個接觸墊在該半導體晶圓的該第一表面上方;以及形成導體層在該接觸墊上方。
- 根據申請專利範圍第12項的方法,其進一步包含形成該導體層以延伸在該接觸墊之間的該第一溝槽中的該絕緣材料上方。
- 根據申請專利範圍第12項的方法,其進一步包含:在該第一溝槽中的該絕緣材料中形成第二溝槽;形成該導體層於該第二溝槽之中;以及經由該第二溝槽中的該導體層及該絕緣材料來單體化裁切該半導體晶圓。
- 根據申請專利範圍第11項的方法,其進一步包含藉由模製製程形成該絕緣層。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/055,264 | 2016-02-26 | ||
US15/055,264 US9837375B2 (en) | 2016-02-26 | 2016-02-26 | Semiconductor device and method of forming insulating layers around semiconductor die |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201838045A TW201838045A (zh) | 2018-10-16 |
TWI713127B true TWI713127B (zh) | 2020-12-11 |
Family
ID=57909467
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW106102406A TWI631633B (zh) | 2016-02-26 | 2017-01-23 | 半導體裝置及在半導體晶粒周圍形成絕緣層的方法 |
TW109138660A TWI820356B (zh) | 2016-02-26 | 2017-01-23 | 半導體裝置及在半導體晶粒周圍形成絕緣層的方法 |
TW112137737A TW202405961A (zh) | 2016-02-26 | 2017-01-23 | 半導體裝置及在半導體晶粒周圍形成絕緣層的方法 |
TW107122137A TWI713127B (zh) | 2016-02-26 | 2017-01-23 | 半導體裝置及在半導體晶粒周圍形成絕緣層的方法 |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW106102406A TWI631633B (zh) | 2016-02-26 | 2017-01-23 | 半導體裝置及在半導體晶粒周圍形成絕緣層的方法 |
TW109138660A TWI820356B (zh) | 2016-02-26 | 2017-01-23 | 半導體裝置及在半導體晶粒周圍形成絕緣層的方法 |
TW112137737A TW202405961A (zh) | 2016-02-26 | 2017-01-23 | 半導體裝置及在半導體晶粒周圍形成絕緣層的方法 |
Country Status (5)
Country | Link |
---|---|
US (5) | US9837375B2 (zh) |
EP (2) | EP3211670B1 (zh) |
KR (5) | KR101948409B1 (zh) |
CN (2) | CN107134438B (zh) |
TW (4) | TWI631633B (zh) |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9225199B2 (en) | 2011-03-22 | 2015-12-29 | Triune Ip, Llc | Variable power energy harvesting system |
JP6504221B2 (ja) * | 2016-09-29 | 2019-04-24 | 日亜化学工業株式会社 | 発光装置の製造方法 |
JP6724775B2 (ja) * | 2016-12-28 | 2020-07-15 | 凸版印刷株式会社 | 配線基板の個片化方法及びパッケージ用基板 |
CN109300794B (zh) * | 2017-07-25 | 2021-02-02 | 中芯国际集成电路制造(上海)有限公司 | 封装结构及其形成方法 |
US10504871B2 (en) | 2017-12-11 | 2019-12-10 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
EP3499552A1 (en) * | 2017-12-14 | 2019-06-19 | Nexperia B.V. | Semiconductor device and method of manufacture |
US10790161B2 (en) * | 2018-03-27 | 2020-09-29 | Amkor Technology, Inc. | Electronic device with adaptive vertical interconnect and fabricating method thereof |
TWI670779B (zh) * | 2018-11-16 | 2019-09-01 | 典琦科技股份有限公司 | 晶片封裝體的製造方法 |
CN111199887B (zh) * | 2018-11-16 | 2021-09-14 | 典琦科技股份有限公司 | 芯片封装体的制造方法 |
DE102018132447B4 (de) * | 2018-12-17 | 2022-10-13 | Infineon Technologies Ag | Halbleitervorrichtung und Verfahren zum Herstellen einer Halbleitervorrichtung |
US10763230B2 (en) * | 2018-12-21 | 2020-09-01 | Texas Instruments Incorporated | Integrated circuit backside metallization |
TWI703615B (zh) * | 2019-08-12 | 2020-09-01 | 矽品精密工業股份有限公司 | 電子封裝件之製法 |
FR3100379B1 (fr) * | 2019-09-03 | 2021-09-24 | St Microelectronics Grenoble 2 | Dispositif électronique comprenant des composants électroniques optiques et procédé de fabrication |
US11694906B2 (en) * | 2019-09-03 | 2023-07-04 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor devices and methods of manufacturing semiconductor devices |
FR3103315B1 (fr) * | 2019-11-19 | 2021-12-03 | St Microelectronics Tours Sas | Procédé de fabrication de puces électroniques |
FR3104317A1 (fr) | 2019-12-04 | 2021-06-11 | Stmicroelectronics (Tours) Sas | Procédé de fabrication de puces électroniques |
US11915949B2 (en) | 2020-02-21 | 2024-02-27 | Amkor Technology Singapore Holding Pte. Ltd. | Hybrid panel method of manufacturing electronic devices and electronic devices manufactured thereby |
US11605552B2 (en) | 2020-02-21 | 2023-03-14 | Amkor Technology Singapore Holding Pte. Ltd. | Hybrid panel method of manufacturing electronic devices and electronic devices manufactured thereby |
US11990408B2 (en) * | 2020-03-27 | 2024-05-21 | Intel Corporation | WLCSP reliability improvement for package edges including package shielding |
GB2593699B (en) * | 2020-03-30 | 2022-10-26 | Plessey Semiconductors Ltd | Monolithic LED pixel |
DE102020120502A1 (de) * | 2020-08-04 | 2022-02-10 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Strahlungsemittierendes bauelement, verfahren zur herstellung eines strahlungsemittierenden bauelements und modul mit einem strahlungsemittierenden bauelement |
FR3123148A1 (fr) * | 2021-05-18 | 2022-11-25 | Stmicroelectronics (Tours) Sas | Fabrication de puces électroniques |
CN114914161A (zh) * | 2022-05-23 | 2022-08-16 | 常州银河世纪微电子股份有限公司 | 一种芯片尺寸封装工艺 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100096731A1 (en) * | 2008-07-14 | 2010-04-22 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Stepped-Down RDL and Recessed THV in Peripheral Region of the Device |
US20120018900A1 (en) * | 2008-05-15 | 2012-01-26 | Stats Chippac, Ltd. | Semiconductor Device and Method of Conforming Conductive Vias Between Insulating Layers in Saw Streets |
US20140264817A1 (en) * | 2013-03-13 | 2014-09-18 | Stats Chippac, Ltd. | Semiconductor Device and Method of Using Partial Wafer Singulation for Improved Wafer Level Embedded System in Package |
US20160042998A1 (en) * | 2014-08-07 | 2016-02-11 | Infineon Technologies Ag | Method of processing a substrate and a method of processing a wafer |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100414741B1 (ko) | 1996-06-29 | 2004-03-30 | 주식회사 하이닉스반도체 | 반도체소자의제조방법 |
US6396148B1 (en) * | 2000-02-10 | 2002-05-28 | Epic Technologies, Inc. | Electroless metal connection structures and methods |
JP4170839B2 (ja) * | 2003-07-11 | 2008-10-22 | 日東電工株式会社 | 積層シート |
JP4536629B2 (ja) | 2005-09-21 | 2010-09-01 | 新光電気工業株式会社 | 半導体チップの製造方法 |
US20090032871A1 (en) * | 2007-08-01 | 2009-02-05 | Louis Vervoort | Integrated circuit with interconnected frontside contact and backside contact |
US7648911B2 (en) | 2008-05-27 | 2010-01-19 | Stats Chippac, Ltd. | Semiconductor device and method of forming embedded passive circuit elements interconnected to through hole vias |
US7741156B2 (en) | 2008-05-27 | 2010-06-22 | Stats Chippac, Ltd. | Semiconductor device and method of forming through vias with reflowed conductive material |
US8093151B2 (en) | 2009-03-13 | 2012-01-10 | Stats Chippac, Ltd. | Semiconductor die and method of forming noise absorbing regions between THVS in peripheral region of the die |
JP2010283204A (ja) | 2009-06-05 | 2010-12-16 | Toshiba Corp | 半導体装置の製造方法 |
US7993976B2 (en) | 2009-06-12 | 2011-08-09 | Stats Chippac, Ltd. | Semiconductor device and method of forming conductive vias with trench in saw street |
US8951839B2 (en) * | 2010-03-15 | 2015-02-10 | Stats Chippac, Ltd. | Semiconductor device and method of forming conductive vias through interconnect structures and encapsulant of WLCSP |
JP5474630B2 (ja) * | 2010-03-30 | 2014-04-16 | トッパン・フォームズ株式会社 | 電子部品およびその製造方法、部品実装基板 |
US8080445B1 (en) * | 2010-09-07 | 2011-12-20 | Stats Chippac, Ltd. | Semiconductor device and method of forming WLP with semiconductor die embedded within penetrable encapsulant between TSV interposers |
US8853003B2 (en) * | 2011-08-09 | 2014-10-07 | Alpha & Omega Semiconductor, Inc. | Wafer level chip scale package with thick bottom metal exposed and preparation method thereof |
KR101265001B1 (ko) | 2011-09-21 | 2013-05-15 | 인파크 테크놀러지 컴퍼니 리미티드 | 평면형 반도체 소자 및 그 제조 방법 |
US9076655B2 (en) | 2013-01-16 | 2015-07-07 | Stats Chippac, Ltd. | Semiconductor device and method of forming through-silicon-via with sacrificial layer |
US9209048B2 (en) * | 2013-12-30 | 2015-12-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Two step molding grinding for packaging applications |
US20150206916A1 (en) * | 2014-01-20 | 2015-07-23 | Xintec Inc. | Semiconductor device and manufacturing method thereof |
CN104201114A (zh) * | 2014-08-26 | 2014-12-10 | 江阴长电先进封装有限公司 | 一种侧壁绝缘保护的芯片封装方法及其封装结构 |
CN104201140A (zh) | 2014-09-02 | 2014-12-10 | 上海华力微电子有限公司 | 一种湿法清洗装置 |
US9679785B2 (en) * | 2015-07-27 | 2017-06-13 | Semtech Corporation | Semiconductor device and method of encapsulating semiconductor die |
CN105304585A (zh) * | 2015-10-23 | 2016-02-03 | 宁波芯健半导体有限公司 | 侧壁及背面带有绝缘保护的芯片封装结构及方法 |
-
2016
- 2016-02-26 US US15/055,264 patent/US9837375B2/en active Active
-
2017
- 2017-01-23 TW TW106102406A patent/TWI631633B/zh active
- 2017-01-23 TW TW109138660A patent/TWI820356B/zh active
- 2017-01-23 TW TW112137737A patent/TW202405961A/zh unknown
- 2017-01-23 TW TW107122137A patent/TWI713127B/zh active
- 2017-01-25 EP EP17152948.0A patent/EP3211670B1/en active Active
- 2017-01-25 EP EP21186041.6A patent/EP3913667A1/en active Pending
- 2017-02-13 KR KR1020170019156A patent/KR101948409B1/ko active IP Right Grant
- 2017-02-24 CN CN201710102855.9A patent/CN107134438B/zh active Active
- 2017-02-24 CN CN201910418376.7A patent/CN110112108B/zh active Active
- 2017-10-30 US US15/797,712 patent/US10153248B2/en active Active
-
2018
- 2018-10-30 US US16/174,660 patent/US11075187B2/en active Active
-
2019
- 2019-02-07 KR KR1020190014377A patent/KR102246428B1/ko active IP Right Grant
-
2020
- 2020-11-05 US US17/090,731 patent/US11699678B2/en active Active
-
2021
- 2021-04-23 KR KR1020210053011A patent/KR102402826B1/ko active IP Right Grant
-
2022
- 2022-05-23 KR KR1020220062895A patent/KR102540522B1/ko active IP Right Grant
-
2023
- 2023-05-09 US US18/314,336 patent/US20230275065A1/en active Pending
- 2023-05-31 KR KR1020230070026A patent/KR20230084439A/ko active IP Right Grant
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120018900A1 (en) * | 2008-05-15 | 2012-01-26 | Stats Chippac, Ltd. | Semiconductor Device and Method of Conforming Conductive Vias Between Insulating Layers in Saw Streets |
US20100096731A1 (en) * | 2008-07-14 | 2010-04-22 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Stepped-Down RDL and Recessed THV in Peripheral Region of the Device |
US20140264817A1 (en) * | 2013-03-13 | 2014-09-18 | Stats Chippac, Ltd. | Semiconductor Device and Method of Using Partial Wafer Singulation for Improved Wafer Level Embedded System in Package |
US20160042998A1 (en) * | 2014-08-07 | 2016-02-11 | Infineon Technologies Ag | Method of processing a substrate and a method of processing a wafer |
Also Published As
Publication number | Publication date |
---|---|
TWI631633B (zh) | 2018-08-01 |
KR20170101115A (ko) | 2017-09-05 |
TW202405961A (zh) | 2024-02-01 |
KR102540522B1 (ko) | 2023-06-07 |
KR20210049745A (ko) | 2021-05-06 |
TWI820356B (zh) | 2023-11-01 |
KR101948409B1 (ko) | 2019-02-14 |
KR20220077113A (ko) | 2022-06-08 |
TW201742165A (zh) | 2017-12-01 |
CN110112108A (zh) | 2019-08-09 |
KR102246428B1 (ko) | 2021-04-30 |
TW201838045A (zh) | 2018-10-16 |
US11699678B2 (en) | 2023-07-11 |
US20190067241A1 (en) | 2019-02-28 |
US10153248B2 (en) | 2018-12-11 |
CN107134438A (zh) | 2017-09-05 |
KR20230084439A (ko) | 2023-06-13 |
EP3211670B1 (en) | 2021-09-15 |
CN107134438B (zh) | 2019-06-18 |
CN110112108B (zh) | 2021-03-19 |
EP3913667A1 (en) | 2021-11-24 |
KR102402826B1 (ko) | 2022-05-26 |
US9837375B2 (en) | 2017-12-05 |
US20210057378A1 (en) | 2021-02-25 |
TW202111827A (zh) | 2021-03-16 |
US20170250158A1 (en) | 2017-08-31 |
US20180068976A1 (en) | 2018-03-08 |
EP3211670A1 (en) | 2017-08-30 |
US20230275065A1 (en) | 2023-08-31 |
US11075187B2 (en) | 2021-07-27 |
KR20190016062A (ko) | 2019-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI713127B (zh) | 半導體裝置及在半導體晶粒周圍形成絕緣層的方法 | |
US20220028813A1 (en) | Single-Shot Encapsulation | |
TWI528437B (zh) | 半導體裝置及形成犧牲保護層以於單一化過程中保護半導體晶粒邊緣之方法 | |
US8466544B2 (en) | Semiconductor device and method of forming interposer and opposing build-up interconnect structure with connecting conductive TMV for electrical interconnect of Fo-WLCSP | |
US8525344B2 (en) | Semiconductor device and method of forming bond wires between semiconductor die contact pads and conductive TOV in peripheral area around semiconductor die | |
TWI553794B (zh) | 半導體裝置及在膠封期間形成黏著材料於半導體晶粒和載體上以減少晶粒位移之方法 | |
US8883561B2 (en) | Semiconductor device and method of embedding TSV semiconductor die within encapsulant with TMV for vertical interconnect in POP | |
US9397050B2 (en) | Semiconductor device and method of forming pre-molded semiconductor die having bumps embedded in encapsulant | |
TWI550739B (zh) | 埋置形成於半導體晶粒上之凸塊於可穿透黏著層中之半導體裝置及方法以減少在單一化過程中晶粒之移動 | |
US8786076B2 (en) | Semiconductor device and method of forming a thermally reinforced semiconductor die | |
US9171769B2 (en) | Semiconductor device and method of forming openings through encapsulant to reduce warpage and stress on semiconductor package | |
TW202040654A (zh) | 形成具有垂直互連單元的低輪廓扇出封裝的半導體裝置及方法 | |
US8513098B2 (en) | Semiconductor device and method of forming reconstituted wafer with larger carrier to achieve more eWLB packages per wafer with encapsulant deposited under temperature and pressure | |
TW202129833A (zh) | 半導體裝置及在膜層上形成系統級模組封裝之方法 |