TWI470747B - 具晶粒介面層之塑料封裝裝置 - Google Patents

具晶粒介面層之塑料封裝裝置 Download PDF

Info

Publication number
TWI470747B
TWI470747B TW95139048A TW95139048A TWI470747B TW I470747 B TWI470747 B TW I470747B TW 95139048 A TW95139048 A TW 95139048A TW 95139048 A TW95139048 A TW 95139048A TW I470747 B TWI470747 B TW I470747B
Authority
TW
Taiwan
Prior art keywords
buffer layer
die
dielectric constant
loss tangent
layer
Prior art date
Application number
TW95139048A
Other languages
English (en)
Chinese (zh)
Other versions
TW200731476A (en
Inventor
康狄 布萊恩W
夏爾 麥哈許K
Original Assignee
飛思卡爾半導體公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 飛思卡爾半導體公司 filed Critical 飛思卡爾半導體公司
Publication of TW200731476A publication Critical patent/TW200731476A/zh
Application granted granted Critical
Publication of TWI470747B publication Critical patent/TWI470747B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3192Multilayer coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3164Partial encapsulation or coating the coating being a foil
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3171Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334Auxiliary members in encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01021Scandium [Sc]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01057Lanthanum [La]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
TW95139048A 2005-10-24 2006-10-23 具晶粒介面層之塑料封裝裝置 TWI470747B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/257,822 US7432133B2 (en) 2005-10-24 2005-10-24 Plastic packaged device with die interface layer

Publications (2)

Publication Number Publication Date
TW200731476A TW200731476A (en) 2007-08-16
TWI470747B true TWI470747B (zh) 2015-01-21

Family

ID=37968398

Family Applications (1)

Application Number Title Priority Date Filing Date
TW95139048A TWI470747B (zh) 2005-10-24 2006-10-23 具晶粒介面層之塑料封裝裝置

Country Status (5)

Country Link
US (1) US7432133B2 (enExample)
JP (1) JP2009513030A (enExample)
CN (1) CN101517718B (enExample)
TW (1) TWI470747B (enExample)
WO (1) WO2007050422A2 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8388553B2 (en) 2004-11-04 2013-03-05 Smith & Nephew, Inc. Cycle and load measurement device
JP5518335B2 (ja) * 2005-08-23 2014-06-11 スミス アンド ネフュー インコーポレーテッド 遠隔測定式の整形外科インプラント
JP4773307B2 (ja) * 2006-09-15 2011-09-14 Okiセミコンダクタ株式会社 半導体装置の製造方法
US9445720B2 (en) 2007-02-23 2016-09-20 Smith & Nephew, Inc. Processing sensed accelerometer data for determination of bone healing
EP2191534B1 (en) * 2007-09-06 2016-10-26 Smith & Nephew, Inc. System and method for communicating with a telemetric implant
WO2009097485A1 (en) * 2008-02-01 2009-08-06 Smith & Nephew, Inc. System and method for communicating with an implant
WO2010088531A2 (en) 2009-01-29 2010-08-05 Smith & Nephew, Inc. Low temperature encapsulate welding
US8866708B2 (en) * 2011-01-21 2014-10-21 Peter Sui Lun Fong Light emitting diode switch device and array
US9190393B1 (en) 2013-09-10 2015-11-17 Delta Electronics, Inc. Low parasitic capacitance semiconductor device package
US10224260B2 (en) * 2013-11-26 2019-03-05 Infineon Technologies Ag Semiconductor package with air gap
JP2015231027A (ja) * 2014-06-06 2015-12-21 住友電気工業株式会社 半導体装置
US10672703B2 (en) 2018-09-26 2020-06-02 Nxp Usa, Inc. Transistor with shield structure, packaged device, and method of fabrication
CN109273418A (zh) * 2018-11-08 2019-01-25 中国科学院苏州纳米技术与纳米仿生研究所南昌研究院 一种芯片封装结构及方法
US11248769B2 (en) 2019-04-10 2022-02-15 Peter Sui Lun Fong Optic for touch-sensitive light emitting diode switch
US11728305B2 (en) 2021-05-11 2023-08-15 Sandisk Technologies Llc Capacitor structure including bonding pads as electrodes and methods of forming the same
CN114678298B (zh) * 2022-03-14 2022-09-09 珠海市众知科技有限公司 一种集成电路块引脚封装装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5450283A (en) * 1992-11-03 1995-09-12 Motorola, Inc. Thermally enhanced semiconductor device having exposed backside and method for making the same
US6107164A (en) * 1998-08-18 2000-08-22 Oki Electric Industry Co., Ltd. Using grooves as alignment marks when dicing an encapsulated semiconductor wafer
US6407459B2 (en) * 1999-07-09 2002-06-18 Samsung Electronics Co., Ltd. Chip scale package

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2906282B2 (ja) * 1990-09-20 1999-06-14 富士通株式会社 ガラスセラミック・グリーンシートと多層基板、及び、その製造方法
JPH04314394A (ja) * 1991-04-12 1992-11-05 Fujitsu Ltd ガラスセラミック回路基板とその製造方法
US5598034A (en) * 1992-07-22 1997-01-28 Vlsi Packaging Corporation Plastic packaging of microelectronic circuit devices
JP3170141B2 (ja) * 1993-07-27 2001-05-28 株式会社東芝 半導体装置
US5578860A (en) * 1995-05-01 1996-11-26 Motorola, Inc. Monolithic high frequency integrated circuit structure having a grounded source configuration
JPH1065067A (ja) * 1996-08-22 1998-03-06 Toshiba Corp 半導体装置及びその製造方法
US6001673A (en) * 1999-02-11 1999-12-14 Ericsson Inc. Methods for packaging integrated circuit devices including cavities adjacent active regions
US6509415B1 (en) * 2000-04-07 2003-01-21 Honeywell International Inc. Low dielectric constant organic dielectrics based on cage-like structures
US6627669B2 (en) * 2000-06-06 2003-09-30 Honeywell International Inc. Low dielectric materials and methods of producing same
US6423811B1 (en) * 2000-07-19 2002-07-23 Honeywell International Inc. Low dielectric constant materials with polymeric networks
EP1215724B1 (en) * 2000-11-20 2012-10-31 Texas Instruments Incorporated Wire bonded semiconductor device with low capacitance coupling
US6744117B2 (en) * 2002-02-28 2004-06-01 Motorola, Inc. High frequency semiconductor device and method of manufacture

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5450283A (en) * 1992-11-03 1995-09-12 Motorola, Inc. Thermally enhanced semiconductor device having exposed backside and method for making the same
US6107164A (en) * 1998-08-18 2000-08-22 Oki Electric Industry Co., Ltd. Using grooves as alignment marks when dicing an encapsulated semiconductor wafer
US6407459B2 (en) * 1999-07-09 2002-06-18 Samsung Electronics Co., Ltd. Chip scale package

Also Published As

Publication number Publication date
WO2007050422A2 (en) 2007-05-03
US20070090543A1 (en) 2007-04-26
CN101517718A (zh) 2009-08-26
CN101517718B (zh) 2011-01-26
JP2009513030A (ja) 2009-03-26
TW200731476A (en) 2007-08-16
US7432133B2 (en) 2008-10-07
WO2007050422A3 (en) 2009-05-14

Similar Documents

Publication Publication Date Title
TWI470747B (zh) 具晶粒介面層之塑料封裝裝置
US7579219B2 (en) Semiconductor device with a protected active die region and method therefor
JP7680419B2 (ja) 接合壁ファンアウトデバイスの3次元パッケージング構造及び方法
JP2009529804A (ja) 半導体デバイスのパッケージング
US11251138B2 (en) Through wafer trench isolation between transistors in an integrated circuit
US8119453B2 (en) Chip-size-package semiconductor chip and manufacturing method
KR101296701B1 (ko) 감소된 패키지 크로스-토크 및 손실을 갖는 반도체디바이스
US20200219798A1 (en) Multi-Layer Die Attachment
CN106971985A (zh) 半导体封装及其制造方法
JP5721742B2 (ja) ウェハ構造の電気的結合
CN110277374A (zh) 具有屏蔽件的集成电路(ic)封装及其生产方法
CN107993991A (zh) 一种芯片封装结构及其制造方法
TWI378515B (en) Method of fabricating quad flat non-leaded package
CN102593090B (zh) 具有安装在隔离引线的基座上的管芯的引线框封装
CN110021562B (zh) 半导体封装测试结构及形成方法、半导体封装结构
CN108807197B (zh) 具有侧壁金属化部的芯片封装
TWI452667B (zh) 具有空腔結構之半導體封裝元件及其封裝方法
CN101814461A (zh) 封装基板结构与芯片封装结构及其制作方法
JP5651057B2 (ja) 半導体装置および半導体装置の製造方法
KR20170057122A (ko) 인캡슐레이션된 반도체 패키지 및 그 제조 방법
CN103137498B (zh) 半导体封装结构及其制作方法
US20230092132A1 (en) Wafer level processing for microelectronic device package with cavity
TW201631718A (zh) 晶片封裝體及其製造方法
TW201432865A (zh) 晶片封裝結構及其製作方法
CN212570985U (zh) 晶片、器件以及待封装的芯片结构

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees