CN103137498B - 半导体封装结构及其制作方法 - Google Patents

半导体封装结构及其制作方法 Download PDF

Info

Publication number
CN103137498B
CN103137498B CN201210087616.8A CN201210087616A CN103137498B CN 103137498 B CN103137498 B CN 103137498B CN 201210087616 A CN201210087616 A CN 201210087616A CN 103137498 B CN103137498 B CN 103137498B
Authority
CN
China
Prior art keywords
pin
chip
heat
conducting block
semiconductor package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210087616.8A
Other languages
English (en)
Other versions
CN103137498A (zh
Inventor
潘玉堂
周世文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chipmos Technologies Inc
Original Assignee
Chipmos Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chipmos Technologies Inc filed Critical Chipmos Technologies Inc
Publication of CN103137498A publication Critical patent/CN103137498A/zh
Application granted granted Critical
Publication of CN103137498B publication Critical patent/CN103137498B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4828—Etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/38—Effects and problems related to the device integration
    • H01L2924/386—Wire effects
    • H01L2924/3862—Sweep

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Manufacturing & Machinery (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

一种半导体封装结构的制作方法。提供一导电基材。透过一第一粘着层将一导热块贴附于导电基材的部分一第二表面上。对导电基材的一第一表面进行一半蚀刻步骤，而形成一开口。图案化剩余的导电基材，以形成多个引脚并暴露部分导热块。每一引脚具有一第一部分与一第二部分。第一部分的厚度大于第二部分的厚度。第一部分的一第一下表面与第二部分的一第二下表面齐平。将一芯片配置于被暴露出的部分导热块上且与引脚的第二部分电性连接。形成一封装胶体以包覆芯片、部分引脚及部分导热块。导热块的一第一底面与封装胶体的一第二底面齐平。

Description

半导体封装结构及其制作方法
技术领域
本发明是有关于一种半导体元件及其制作方法，且特别是有关于一种半导体封装结构及其制作方法。
背景技术
芯片封装的目的在于保护裸露的芯片、降低芯片接点的密度及提供芯片良好的散热。常见的封装方法是芯片透过打线接合(wire bonding)或覆晶接合(flip chipbonding)的方式而安装至一导线架或一线路板上，以使芯片上的接点可电性连接至导线架或线路板上。如此一来，芯片的接点分布可藉由导线架或线路板重新配置，以符合下一层级的外部元件的接点分布。
然而随着技术提升以及元件尺寸微型化的趋势，芯片的尺寸逐渐缩小。因此，当芯片的尺寸缩小时，芯片与导线架的引脚间的距离相对地增加，连接芯片与引脚的焊线长度也因此增长。如此一来，可能造成元件的传输信号衰减、电性效能降低、生产成本提高。再者，较长的焊线也可能在进行封胶工艺时，产生线塌(collapse)或线偏移(wire sweep)的状况，进而影响产品的可靠度。
发明内容
本发明提供一种半导体封装结构，其具有较佳的可靠度。
本发明提供一种半导体封装结构的制作方法，用以制作上述的半导体封装结构。
本发明提出一种半导体封装结构的制作方法，其包括以下步骤。提供一导电基材，其中导电基材具有彼此相对的一第一表面与一第二表面。透过一第一粘着层将一导热块贴附于导电基材的部分第二表面上。对导电基材的第一表面进行一半蚀刻步骤，以移除部分导电基材，而形成一开口于第一表面。图案化剩余的导电基材，以形成多个彼此电性绝缘的引脚，并暴露部分导热块，其中每一引脚具有一第一部分与一第二部分，第一部分的厚度大于第二部分的厚度，且第一部分的一第一下表面与第二部分的一第二下表面齐平。将一芯片配置于被暴露出的部分导热块上，其中引脚的第二部分邻近且环绕芯片的周围，而芯片与引脚的第二部分电性连接。形成一封装胶体以包覆芯片、部分引脚以及部分导热块。
本发明提出一种半导体封装结构，其包括一导热块、多个引脚、一第一粘着层、一芯片以及一封装胶体。导热块具有彼此相对的一第一顶面与一第一底面。引脚配置于导热块的第一顶面上，并暴露出部分第一顶面。引脚彼此电性绝缘，其中每一引脚具有一第一部分与一第二部分，且第一部分的厚度大于第二部分的厚度，而第一部分的一第一下表面与第二部分的一第二下表面齐平。第一粘着层配置于引脚与导热块之间。芯片配置于导热块被暴露出的部分第一顶面上，其中引脚的第二部分邻近且环绕芯片的周围，芯片与引脚的第二部分电性连接。封装胶体包覆芯片、部分引脚以及部分导热块。
基于上述，由于本发明是对导电基材进行半蚀刻步骤及图案化步骤来形成同时具有不同厚度的第一部分及第二部分的引脚。因此，当芯片设置于导热块上时，本发明的半导体封装结构除了可具有较佳的散热效能外，亦可透过引脚的第二部分邻近且环绕芯片的设计来缩短采用打线接合时芯片与引脚之间的焊线距离，以避免现有长焊线线塌(collapse)或线偏移(wire sweep)的状况，可有效提升产品的可靠度。再者，当芯片采用覆晶接合的方式与引脚的第二部分电性连接时，亦可有效降低封装厚度，使半导体封装结构具有较薄的封装厚度。
为让本发明的上述特征和优点能更明显易懂，下文特举实施例，并配合所附附图作详细说明如下。
附图说明
图1为本发明的一实施例的一种半导体封装结构的俯视示意图。
图2A至图2E为本发明的一实施例的一种半导体封装结构的制作方法的剖面示意图。
图3A至图3B为本发明的另一实施例的一种半导体封装结构的制作方法的局部步骤的剖面示意图。
具体实施方式
图1为本发明的一实施例的一种半导体封装结构的俯视示意图。图2A至图2E为本发明的一实施例的一种半导体封装结构的制作方法的剖面示意图。请先参考图2A，本实施例的半导体封装结构的制作方法包括以下步骤。首先，提供一导电基材110，其中导电基材110具有彼此相对的一第一表面112与一第二表面114，且导电基材110的材质例如是金属，包括铜、铜合金、铁镍合金或其他适当的金属材质。当然，导电基材110的材质亦可是其他具有导电性质的材料。
接着，请再参考图2A，透过一第一粘着层120将一导热块130贴附于导电基材110的部分第二表面114上，其中第一粘着层120位于导热块130与导电基材110之间，且导热块130暴露出导电基材110的部分第二表面114。具体来说，本实施例的导热块130具有彼此相对的一第一顶面132与一第一底面134，其中第一顶面132连接第一粘着层120，且导热块130的材质包括铜、铝、铜合金、铝合金、铁镍合金或其他具有导电性质的材料。
接着，请参考图2B，对导电基材110的第一表面112进行一半蚀刻(half-etching)步骤，以移除部分导电基材110，而形成一开口113于导电基材110的第一表面112，其中位于开口113内的部分导电基材110的厚度小于原本导电基材110的厚度。
接着，请同时参考图1与图2C，图案化剩余的导电基材110，以形成多个彼此电性绝缘的引脚140，并暴露部分导热块130，即导热块130的部分第一顶面132，其中图案化剩余的导电基材110的方法例如是蚀刻法。
特别是，在本实施例中，每一引脚140具有一第一部分142与一第二部分144，其中第一部分142的厚度T1大于第二部分144的厚度T2，且第一部分142的一第一下表面143与第二部分144的一第二下表面145实质上齐平。此外，本实施例的任两相邻的引脚140的第一部分142的间距为P1，而任两相邻的引脚140的第二部分144的间距为P2，则较佳地0.8P1≤P2≤1.2P1。于此，任两相邻的引脚140的第二部分144的间距P2例如是介于40微米至60微米之间，较佳地，介于50微米至60微米之间，此间距P2可依据芯片的接垫152之间的间距来调整，于此并不加以限制。
之后，请同时参考图1与图2D，将一芯片150配置于被暴露出的部分导热块130上，即导热块130的部分第一顶面132上，其中引脚140的第二部分144邻近且环绕芯片150的周围，而芯片150与引脚140的第二部分144电性连接。在本实施例中，芯片150是透过一第二粘着层125而固定于被暴露出的部分导热块130上，即第二粘着层125配置于导热块130的部分第一顶面132与芯片150之间，且芯片150透过多条焊线160与引脚140的第二部分144电性连接。
最后，请同时参考图1与图2E，形成一封装胶体170以包覆芯片150、部分引脚140以及部分导热块130，并填满引脚140之间的间隙，其中导热块130的第一底面134与封装胶体170的一第二底面172实质上齐平。当然，于其他未绘示的实施例中，导热块130的第一底面134亦可包覆于封装胶体170内。较佳地，封装胶体170可暴露出引脚140的部分第一部分142以形成一般的导线架(如图2E所示)，亦或，可视实际所需而不暴露出引脚140以形成一QFN结构(未绘示)。至此，已完成半导体封装结构100a的制作。
在结构上，请再参考图2E，本实施例的半导体封装结构100a包括第一粘着层120、第二粘着层125、导热块130、引脚140、芯片150、焊线160以及封装胶体170。详细来说，导热块130具有彼此相对的第一顶面132与第一底面134。引脚140配置于导热块130的第一顶面132上，并暴露出部分第一顶面132。引脚140彼此电性绝缘，且每一引脚140具有第一部分142与第二部分144，其中第一部分142的厚度T1大于第二部分144的厚度T2，而第一部分142的第一下表面143与第二部分144的第二下表面145实质上齐平。第一粘着层120配置于引脚140与导热块130之间，其中引脚140透过第一粘着层120而固定于导热块130上。芯片150配置于导热块130被暴露出的部分第一顶面132上，其中引脚140的第二部分144邻近且环绕芯片150的周围，而芯片150透过第二粘着层125固定导热块130被暴露出的部分第一顶面132上，且芯片150透过焊线160与引脚140的第二部分144电性连接。封装胶体170包覆芯片150、部分引脚140以及部分导热块130。于此，导热块130的第一底面134外露于封装胶体170并与封装胶体170的第二底面172实质上齐平。
由于本实施例是对导电基材110进行半蚀刻步骤及图案化步骤来形成具有第一部分142及第二部分144的引脚140，其中第一部分142的厚度T1大于第二部分144的厚度T2。因此，当芯片150设置于导热块130上时，芯片150所产生的热可透过导热块130的第一底面134快速地传递至外界，而使本实施例的半导体封装结构100a具有较佳的散热效能。再者，可利用引脚140的第二部分144邻近且环绕芯片150的设计，使芯片150藉由打线接合的方式以透过焊线160来电性连接引脚140的第二部分144。如此一来，可有效缩短采用打线接合时芯片150与引脚140之间的焊线距离，以避免现有长焊线线塌(collapse)或线偏移(wire sweep)的状况，可有效提升产品的可靠度。
图3A至图3B为本发明的另一实施例的一种半导体封装结构的制作方法的局部步骤的剖面示意图。本实施例沿用前述实施例的元件标号与部分内容，其中采用相同的标号来表示相同或近似的元件，并且省略了相同技术内容的说明。关于省略部分的说明可参照前述实施例，本实施例不再重复赘述。
请先参考图3B，本实施例的半导体封装结构100b与前述实施例的半导体封装结构100a主要的差异是在于：半导体封装结构100b更包括多个凸块165，其中凸块165配置于芯片150与引脚140的第二部分144之间，且芯片150是藉由覆晶接合的方式以透过凸块165与引脚140的第二部分144电性连接。由于本实施例的芯片150是采用覆晶接合的方式与引脚140的第二部分144电性连接，且引脚140的第二部分144的厚度T2小于第一部分142的厚度T1，因此可有效降低整体封装厚度，使半导体封装结构100b具有较薄的封装厚度。
在工艺上，本实施例的半导体封装结构100b可以采用与前述实施例的半导体封装结构100a大致相同的制作方式，并且在图2C的步骤后，即图案化剩余的导电基材110，以形成彼此电性绝缘的引脚140之后，藉由覆晶接合的方式使芯片150透过凸块165与引脚140的第二部分144电性连接。接着，依序进行图2E的步骤，即便可大致完成半导体封装结构100b的制作。
当然，图2A至图2E以及图3A至3B所绘示的工艺仅是作为举例说明之用，部分步骤为目前封装工艺中常见的技术。本领域的技术人员当可依据实际状况调整、省略或增加可能的步骤，例如以阵列方式配置多个导热块130于导电基材110上，之后再进行单体化步骤以同时大量制作多个半导体封装结构100a(或100b)，以符合量产及降低成本的需求，此处不再逐一赘述。
综上所述，由于本发明是对导电基材进行半蚀刻步骤及图案化步骤来形成同时具有不同厚度的第一部分及第二部分的引脚。因此，当芯片设置于导热块上时，本发明的半导体封装结构除了可具有较佳的散热效能外，亦可透过引脚的第二部分邻近且环绕芯片的设计来缩短采用打线接合时芯片与引脚之间的焊线距离，以避免现有长焊线线塌(collapse)或线偏移(wire sweep)的状况，可有效提升产品的可靠度。再者，当芯片采用覆晶接合的方式与引脚的第二部分电性连接时，亦可有效降低封装厚度，使半导体封装结构具有较薄的封装厚度。
虽然本发明已以实施例揭露如上，然其并非用以限定本发明，任何所属技术领域中具有通常知识者，在不脱离本发明的精神和范围内，当可作些许的更动与润饰，故本发明的保护范围当视后附的权利要求所界定者为准。

Claims (8)

1.一种半导体封装结构的制作方法，包括：
提供一导电基材，该导电基材具有彼此相对的一第一表面与一第二表面；
透过一第一粘着层将一导热块贴附于该导电基材的部分该第二表面上；
对该导电基材的该第一表面进行一半蚀刻步骤，以移除部分该导电基材，而形成一开口于该第一表面；
图案化剩余的该导电基材，以形成多个彼此电性绝缘的引脚，并暴露部分该导热块，其中各该引脚具有一第一部分与一第二部分，该第一部分的厚度大于该第二部分的厚度，且该第一部分的一第一下表面与该第二部分的一第二下表面齐平；
将一芯片配置于被暴露出的部分该导热块上，其中所述多个引脚的所述多个第二部分邻近且环绕该芯片的周围，而该芯片与所述多个引脚的所述多个第二部分电性连接；以及
形成一封装胶体以包覆该芯片、部分所述多个引脚以及部分该导热块，任两相邻的所述多个引脚的所述多个第一部分的间距为P1，而任两相邻的所述多个引脚的所述多个第二部分的间距为P2，则0.8P1≤P2≤1.2P1，该导热块的一第一底面与该封装胶体的一第二底面实质上齐平。
2.如权利要求1所述的半导体封装结构的制作方法，其特征在于，任两相邻的所述多个引脚的所述多个第二部分的间距介于40微米至60微米之间。
3.如权利要求1所述的半导体封装结构的制作方法，其特征在于，该芯片透过多条焊线与所述多个引脚的所述多个第二部分电性连接。
4.如权利要求1所述的半导体封装结构的制作方法，其特征在于，该芯片透过多个凸块与所述多个引脚的所述多个第二部分电性连接。
5.一种半导体封装结构，包括：
一导热块，具有彼此相对的一第一顶面与一第一底面；
多个引脚，配置于该导热块的该第一顶面上，并暴露出部分该第一顶面，所述多个引脚彼此电性绝缘，其中各该引脚具有一第一部分与一第二部分，且该第一部分的厚度大于该第二部分的厚度，而该第一部分的一第一下表面与该第二部分的一第二下表面齐平；
一第一粘着层，配置于所述多个引脚与该导热块之间；
一芯片，配置于该导热块被暴露出的部分该第一顶面上，其中所述多个引脚的所述多个第二部分邻近且环绕该芯片的周围，该芯片与所述多个引脚的所述多个第二部分电性连接；以及
一封装胶体，包覆该芯片、部分所述多个引脚以及部分该导热块，任两相邻的所述多个引脚的所述多个第一部分的间距为P1，而任两相邻的所述多个引脚的所述多个第二部分的间距为P2，则0.8P1≤P2≤1.2P1，该导热块的一第一底面与该封装胶体的一第二底面实质上齐平。
6.如权利要求5所述的半导体封装结构，其特征在于，任两相邻的所述多个引脚的所述多个第二部分的间距介于40微米至60微米之间。
7.如权利要求5所述的半导体封装结构，其特征在于，更包括多条焊线，配置于该芯片与所述多个引脚的所述多个第二部分之间，其中该芯片透过所述多个焊线与所述多个引脚的所述多个第二部分电性连接。
8.如权利要求5所述的半导体封装结构，其特征在于，更包括多个凸块，配置于该芯片与所述多个引脚的所述多个第二部分之间，其中该芯片透过所述多个凸块与所述多个引脚的所述多个第二部分电性连接。
CN201210087616.8A 2011-12-02 2012-03-29 半导体封装结构及其制作方法 Active CN103137498B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW100144388A TWI428997B (zh) 2011-12-02 2011-12-02 半導體封裝結構及其製作方法
TW100144388 2011-12-02

Publications (2)

Publication Number Publication Date
CN103137498A CN103137498A (zh) 2013-06-05
CN103137498B true CN103137498B (zh) 2016-08-17

Family

ID=48497143

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210087616.8A Active CN103137498B (zh) 2011-12-02 2012-03-29 半导体封装结构及其制作方法

Country Status (3)

Country Link
US (1) US8691630B2 (zh)
CN (1) CN103137498B (zh)
TW (1) TWI428997B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP4064337A4 (en) * 2019-12-13 2022-12-07 Huawei Technologies Co., Ltd. ELECTRONIC COMPONENT, CIRCUIT BOARD WITH IT AND ELECTRONIC DEVICE
US11676885B2 (en) * 2021-05-05 2023-06-13 Nxp B.V. Semiconductor device packaging leadframe assembly and method therefor
CN114664777A (zh) * 2022-03-11 2022-06-24 江苏长电科技股份有限公司 Qfn封装结构及其制造方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5834831A (en) * 1994-08-16 1998-11-10 Fujitsu Limited Semiconductor device with improved heat dissipation efficiency
CN102144291A (zh) * 2008-11-17 2011-08-03 先进封装技术私人有限公司 半导体基板、封装与装置及其制造方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3733114B2 (ja) * 2000-07-25 2006-01-11 株式会社メヂアナ電子 プラスチックパッケージベース及びエアキャビティ型パッケージ
US6337510B1 (en) 2000-11-17 2002-01-08 Walsin Advanced Electronics Ltd Stackable QFN semiconductor package
TW200514484A (en) * 2003-10-08 2005-04-16 Chung-Cheng Wang Substrate for electrical device and methods of fabricating the same
TWI317991B (en) * 2003-12-19 2009-12-01 Advanced Semiconductor Eng Semiconductor package with flip chip on leadframe
TWI236721B (en) * 2004-06-29 2005-07-21 Advanced Semiconductor Eng Leadframe for leadless flip-chip package and method for manufacturing the same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5834831A (en) * 1994-08-16 1998-11-10 Fujitsu Limited Semiconductor device with improved heat dissipation efficiency
CN102144291A (zh) * 2008-11-17 2011-08-03 先进封装技术私人有限公司 半导体基板、封装与装置及其制造方法

Also Published As

Publication number Publication date
US8691630B2 (en) 2014-04-08
TWI428997B (zh) 2014-03-01
CN103137498A (zh) 2013-06-05
TW201324631A (zh) 2013-06-16
US20130140686A1 (en) 2013-06-06

Similar Documents

Publication Publication Date Title
CN101252096B (zh) 芯片封装结构以及其制作方法
TWI325626B (en) Method for packaging a semiconductor device
CN102456677B (zh) 球栅阵列封装结构及其制造方法
JP5400094B2 (ja) 半導体パッケージ及びその実装方法
TWM591703U (zh) 晶片結構
JP2017038075A (ja) エリアアレイユニットコネクタを備えるスタック可能モールド超小型電子パッケージ
CN101228625B (zh) 具有镀金属连接部的半导体封装
TWI337387B (en) Leadframe for leadless package, package structure and manufacturing method using the same
JP2015517745A (ja) ワイヤボンド相互接続を用いた基板レス積層可能パッケージ
TW200818458A (en) Stackable packages for three-dimensional packaging of semiconductor dice
TWI455269B (zh) 晶片封裝結構及其製作方法
TWI481001B (zh) 晶片封裝結構及其製造方法
JP2010165992A (ja) 半導体装置及びその製造方法
TW201250942A (en) Integrated circuit packaging system with routed circuit lead array and method of manufacture thereof
TWI620258B (zh) 封裝結構及其製程
TWI227051B (en) Exposed pad module integrated a passive device therein
CN103137498B (zh) 半导体封装结构及其制作方法
US7768104B2 (en) Apparatus and method for series connection of two die or chips in single electronics package
US20150084171A1 (en) No-lead semiconductor package and method of manufacturing the same
CN101944520B (zh) 半导体封装结构与半导体封装工艺
US9721876B2 (en) Semiconductor device and method of making the same
CN106876340B (zh) 半导体封装结构及其制作方法
TWI757133B (zh) 四方扁平無引腳封裝結構
KR20130023432A (ko) 반도체 패키지용 리드 프레임 구조, 이의 제조방법 및 이를 이용한 반도체 패키지 제조방법
CN108242434A (zh) 基板结构及其制造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant