TWI442213B - 電路裝置之動態時序調整 - Google Patents

電路裝置之動態時序調整 Download PDF

Info

Publication number
TWI442213B
TWI442213B TW096104207A TW96104207A TWI442213B TW I442213 B TWI442213 B TW I442213B TW 096104207 A TW096104207 A TW 096104207A TW 96104207 A TW96104207 A TW 96104207A TW I442213 B TWI442213 B TW I442213B
Authority
TW
Taiwan
Prior art keywords
clock signal
signal
output
input
delay
Prior art date
Application number
TW096104207A
Other languages
English (en)
Chinese (zh)
Other versions
TW200801891A (en
Inventor
Anis M Jarrar
Colin Macdonald
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of TW200801891A publication Critical patent/TW200801891A/zh
Application granted granted Critical
Publication of TWI442213B publication Critical patent/TWI442213B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Pulse Circuits (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Dram (AREA)
  • Tests Of Electronic Circuits (AREA)
TW096104207A 2006-03-08 2007-02-06 電路裝置之動態時序調整 TWI442213B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/371,142 US7716511B2 (en) 2006-03-08 2006-03-08 Dynamic timing adjustment in a circuit device

Publications (2)

Publication Number Publication Date
TW200801891A TW200801891A (en) 2008-01-01
TWI442213B true TWI442213B (zh) 2014-06-21

Family

ID=38480317

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096104207A TWI442213B (zh) 2006-03-08 2007-02-06 電路裝置之動態時序調整

Country Status (7)

Country Link
US (1) US7716511B2 (enExample)
EP (1) EP1999538B1 (enExample)
JP (1) JP4827932B2 (enExample)
KR (1) KR101334630B1 (enExample)
CN (1) CN101535917A (enExample)
TW (1) TWI442213B (enExample)
WO (1) WO2007120957A2 (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI846033B (zh) * 2022-02-22 2024-06-21 日商鎧俠股份有限公司 半導體裝置、記憶體系統、及校正從記憶體控制器傳輸到記憶體裝置的信號的方法
TWI890312B (zh) * 2023-06-20 2025-07-11 宏達國際電子股份有限公司 同步信號產生電路以及多個裝置間的同步方法
US12407352B2 (en) 2023-06-20 2025-09-02 Htc Corporation Synchronization signal generation circuit and synchronization method between multiple devices

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8050781B2 (en) * 2007-06-29 2011-11-01 Emulex Design & Manufacturing Corporation Systems and methods for ASIC power consumption reduction
US8161431B2 (en) * 2008-10-30 2012-04-17 Agere Systems Inc. Integrated circuit performance enhancement using on-chip adaptive voltage scaling
US8560875B2 (en) * 2009-09-17 2013-10-15 Avago Technologies General Ip (Singapore) Pte. Ltd. Apparatus for clock calibrating a less precise second clock signal with a more precise first clock signal wherein the first clock signal is inactive during a sniff mode and the second clock signal is active during a sniff mode
US8575993B2 (en) 2011-08-17 2013-11-05 Broadcom Corporation Integrated circuit with pre-heating for reduced subthreshold leakage
KR20130048650A (ko) * 2011-11-02 2013-05-10 에스케이하이닉스 주식회사 집적회로 시스템 및 메모리 시스템
US20140136177A1 (en) * 2012-11-09 2014-05-15 Mediatek Inc. Critical path emulating apparatus using hybrid architecture
US9207693B1 (en) * 2014-05-29 2015-12-08 Infineon Technologies Ag Method and apparatus for compensating PVT variations
FR3024619B1 (fr) * 2014-08-01 2016-07-29 Pyxalis Circuit integre photorepete avec compensation des retards de propagation de signaux, notamment de signaux d'horloge
US9664737B2 (en) * 2014-08-19 2017-05-30 Mediatek Inc. Method for providing an on-chip variation determination and integrated circuit utilizing the same
US9413344B2 (en) * 2014-09-08 2016-08-09 Qualcomm Incorporated Automatic calibration circuits for operational calibration of critical-path time delays in adaptive clock distribution systems, and related methods and systems
CN105718402B (zh) * 2016-01-13 2021-04-20 福州瑞芯微电子股份有限公司 可编程时序发生器
KR102565184B1 (ko) * 2018-07-09 2023-08-08 에스케이하이닉스 주식회사 디지털 회로를 모델링하는 회로 모듈 및 이를 포함하는 시뮬레이션 장치
JP7422066B2 (ja) * 2020-12-28 2024-01-25 ルネサスエレクトロニクス株式会社 半導体装置

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6570944B2 (en) * 2001-06-25 2003-05-27 Rambus Inc. Apparatus for data recovery in a synchronous chip-to-chip system
US5498977A (en) * 1995-03-03 1996-03-12 Hewlett-Packard Company Output driver having process, voltage and temperature compensation for delay and risetime
US6127865A (en) * 1997-05-23 2000-10-03 Altera Corporation Programmable logic device with logic signal delay compensated clock network
US6535988B1 (en) * 1999-09-29 2003-03-18 Intel Corporation System for detecting over-clocking uses a reference signal thereafter preventing over-clocking by reducing clock rate
US6643787B1 (en) * 1999-10-19 2003-11-04 Rambus Inc. Bus system optimization
US6829715B2 (en) * 2000-05-31 2004-12-07 Broadcom Corporation Multiprotocol computer bus interface adapter and method
US6668346B1 (en) * 2000-11-10 2003-12-23 Sun Microsystems, Inc. Digital process monitor
US6566924B2 (en) * 2001-07-25 2003-05-20 Hewlett-Packard Development Company L.P. Parallel push algorithm detecting constraints to minimize clock skew
KR100446291B1 (ko) * 2001-11-07 2004-09-01 삼성전자주식회사 카스 레이턴시를 이용하여 락킹 레졸루션 조절이 가능한지연동기 루프 회로
US7483508B2 (en) * 2001-11-27 2009-01-27 Texas Instruments Incorporated All-digital frequency synthesis with non-linear differential term for handling frequency perturbations
WO2003069452A2 (en) * 2002-02-15 2003-08-21 Multigig Limited Electronic circuits
US6943610B2 (en) * 2002-04-19 2005-09-13 Intel Corporation Clock distribution network using feedback for skew compensation and jitter filtering
KR100470995B1 (ko) * 2002-04-23 2005-03-08 삼성전자주식회사 클럭수신 동기회로를 갖는 멀티클럭 도메인 데이터 입력처리장치 및 그에 따른 클럭신호 인가방법
US7054971B2 (en) * 2002-08-29 2006-05-30 Seiko Epson Corporation Interface between a host and a slave device having a latency greater than the latency of the host
US6985400B2 (en) * 2002-09-30 2006-01-10 Infineon Technologies Ag On-die detection of the system operation frequency in a DRAM to adjust DRAM operations

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI846033B (zh) * 2022-02-22 2024-06-21 日商鎧俠股份有限公司 半導體裝置、記憶體系統、及校正從記憶體控制器傳輸到記憶體裝置的信號的方法
TWI890312B (zh) * 2023-06-20 2025-07-11 宏達國際電子股份有限公司 同步信號產生電路以及多個裝置間的同步方法
US12407352B2 (en) 2023-06-20 2025-09-02 Htc Corporation Synchronization signal generation circuit and synchronization method between multiple devices

Also Published As

Publication number Publication date
US20070214377A1 (en) 2007-09-13
EP1999538A2 (en) 2008-12-10
KR101334630B1 (ko) 2013-12-02
JP2009529296A (ja) 2009-08-13
CN101535917A (zh) 2009-09-16
TW200801891A (en) 2008-01-01
EP1999538A4 (en) 2014-01-08
JP4827932B2 (ja) 2011-11-30
WO2007120957A3 (en) 2009-04-09
US7716511B2 (en) 2010-05-11
WO2007120957A2 (en) 2007-10-25
EP1999538B1 (en) 2018-08-22
KR20080098524A (ko) 2008-11-10

Similar Documents

Publication Publication Date Title
TWI442213B (zh) 電路裝置之動態時序調整
JP2636677B2 (ja) 半導体集積回路
US6882196B2 (en) Duty cycle corrector
JPH02105910A (ja) 論理集積回路
KR20110014230A (ko) 다중 위상 클록 발생 장치 및 방법
TW201411621A (zh) 延遲線電路、延遲鎖相迴路及其測試系統
US7486126B2 (en) Semiconductor integrated circuit with pulse generation sections
US6967536B2 (en) Phase-locked loop circuit reducing steady state phase error
JPH09512935A (ja) 高精度クロック分配回路
US6675249B2 (en) Information processing equipment and information processing system
JPH10303727A (ja) データレシーバ
US6653875B2 (en) Method and apparatus for a delay lock loop
CN102457271A (zh) 延迟锁定环和包括所述延迟锁定环的集成电路
US7279944B2 (en) Clock signal generator with self-calibrating mode
US7821313B2 (en) DLL circuit
JP2008010607A (ja) 半導体集積回路およびクロックスキュー低減方法
US7885322B2 (en) Jitter measuring circuit
JP3776895B2 (ja) 位相調整回路
JP3415516B2 (ja) Ｐｌｌ回路及び半導体集積回路
US8035432B2 (en) DLL circuit and control method thereof
JP3958586B2 (ja) 信号処理装置及び信号処理方法
GB2356089A (en) Clock synchronisation with timing adjust mode
JP2000035830A (ja) 同期式メモリのクロック調整回路、及び同期式メモリのクロック調整方法
JP2007193658A (ja) 半導体装置
JP2011228782A (ja) 位相調整回路及び位相調整方法