US7483508B2 - All-digital frequency synthesis with non-linear differential term for handling frequency perturbations - Google Patents
All-digital frequency synthesis with non-linear differential term for handling frequency perturbations Download PDFInfo
- Publication number
- US7483508B2 US7483508B2 US10/306,655 US30665502A US7483508B2 US 7483508 B2 US7483508 B2 US 7483508B2 US 30665502 A US30665502 A US 30665502A US 7483508 B2 US7483508 B2 US 7483508B2
- Authority
- US
- United States
- Prior art keywords
- digital
- control word
- value
- digital control
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 230000015572 biosynthetic process Effects 0.000 title description 4
- 238000003786 synthesis reaction Methods 0.000 title description 4
- 230000004044 response Effects 0.000 claims abstract description 30
- 238000000034 method Methods 0.000 claims description 56
- 238000004891 communication Methods 0.000 claims description 11
- 238000012545 processing Methods 0.000 claims description 7
- 230000001413 cellular effect Effects 0.000 claims description 3
- 230000000007 visual effect Effects 0.000 claims description 3
- 230000000737 periodic effect Effects 0.000 claims 5
- 238000012937 correction Methods 0.000 abstract description 25
- 230000008859 change Effects 0.000 abstract description 20
- 230000008569 process Effects 0.000 description 35
- 230000007704 transition Effects 0.000 description 21
- 239000003990 capacitor Substances 0.000 description 19
- 238000013139 quantization Methods 0.000 description 15
- 230000006870 function Effects 0.000 description 14
- 238000001514 detection method Methods 0.000 description 13
- 230000000630 rising effect Effects 0.000 description 13
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 10
- 238000006243 chemical reaction Methods 0.000 description 10
- 238000013461 design Methods 0.000 description 10
- 238000010586 diagram Methods 0.000 description 10
- 229910052710 silicon Inorganic materials 0.000 description 10
- 239000010703 silicon Substances 0.000 description 10
- 230000010354 integration Effects 0.000 description 9
- 238000010606 normalization Methods 0.000 description 9
- 238000012546 transfer Methods 0.000 description 8
- 238000012935 Averaging Methods 0.000 description 7
- 230000000295 complement effect Effects 0.000 description 7
- 238000013459 approach Methods 0.000 description 6
- 230000008901 benefit Effects 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 238000005070 sampling Methods 0.000 description 6
- 239000000758 substrate Substances 0.000 description 6
- 230000007246 mechanism Effects 0.000 description 5
- 230000010355 oscillation Effects 0.000 description 5
- 230000001360 synchronised effect Effects 0.000 description 5
- 239000013256 coordination polymer Substances 0.000 description 4
- 239000013078 crystal Substances 0.000 description 4
- 230000001934 delay Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 230000006399 behavior Effects 0.000 description 3
- 239000000872 buffer Substances 0.000 description 3
- 238000004364 calculation method Methods 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 3
- 230000006872 improvement Effects 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 230000003071 parasitic effect Effects 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 238000004088 simulation Methods 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 230000004913 activation Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000007613 environmental effect Effects 0.000 description 2
- 230000002779 inactivation Effects 0.000 description 2
- 230000007774 longterm Effects 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 101100205847 Mus musculus Srst gene Proteins 0.000 description 1
- 238000012952 Resampling Methods 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000003044 adaptive effect Effects 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000009118 appropriate response Effects 0.000 description 1
- 230000003190 augmentative effect Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000006735 deficit Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005562 fading Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000001976 improved effect Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000001172 regenerating effect Effects 0.000 description 1
- 230000008929 regeneration Effects 0.000 description 1
- 238000011069 regeneration method Methods 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000005549 size reduction Methods 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 230000008093 supporting effect Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
- 238000012800 visualization Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
Definitions
- the invention relates generally to communications and, more particularly, to all-digital frequency synthesis for communications applications.
- CMOS complementary metal-oxide-semiconductor
- the manufacturing cost of a design is measured not in terms of a number of devices used but rather in terms of the occupied silicon area, and is little dependent on the actual circuit complexity.
- the testing part of the overall cost does indeed depend on the circuit complexity, but a large number of digital gates typically have a higher test coverage and lower testing cost than even a small analog circuit.
- CMOS process advance occurs roughly 18 months while increasing the digital gate density by a factor of two (known as the Moore's Law).
- a typical digital cellular phone on the market today contains over a million transistors.
- Analog and RF circuits do not scale down very well.
- CMOS process with 0.08 ⁇ m L-effective feature size achieves digital gate density of 150K equivalent (2-input NAND) gates per mm 2 , which is an order of magnitude greater than with more traditional RF BiCMOS process technologies.
- An average-size inductor for an integrated LC oscillator occupies about 0.5 mm 2 of silicon area.
- CMOS processes present new integration opportunities on one hand, but make it extremely difficult to implement traditional analog circuits, on the other.
- frequency tuning of a low-voltage deep-submicron CMOS oscillator is an extremely challenging task due to its highly nonlinear frequency vs. voltage characteristics and low voltage headroom making it susceptible to the power/ground supply and substrate noise.
- the noise floor rises, thus causing even more severe degradation of the signal-to-noise ratio.
- the supply voltage needs also to be scaled down, which is inevitable in order to avoid breakdown and reliability issues.
- CMOS processes typically use low resistance P-substrate which is an effective means in combating latchup problems, but exacerbates substrate noise coupling into the analog circuits. This problem only gets worse with scaling down of the supply voltage. Fortunately, there is a serious effort today among major IC fabrication houses to develop CMOS processes with higher resistivity silicon substrates.
- Circuits designed to ensure the proper operation of RF amplifiers, filters, mixers, and oscillators depend on circuit techniques that operate best with long-channel, thick-oxide devices with supply voltage of 2.5 V or higher.
- the process assumed herein for exemplary and explanatory purposes is optimized for short-channel, thin-oxide devices operating as digital switches at only 1.5 V.
- RF synthesizers specifically, remain one of the most challenging tasks in mobile RF systems because they must meet very stringent requirements of a low-cost, low-power and low-voltage monolithic implementation while meeting the phase noise and switching transient specifications. They are being selected and ranked according to the following set of criteria:
- the present invention provides an all-digital frequency synthesizer architecture built around a digitally controlled oscillator that is tuned in response to a digital tuning word.
- a gain characteristic of the digitally controlled oscillator can be determined by observing a digital control word before and after a known change in the oscillating frequency; (2) a portion of the tuning word can be dithered, and the resultant dithered portion can then be applied to a control input of switchable devices within the digitally controlled oscillator; and (3) a non-linear differential term can be used to expedite correction of the digitally controlled oscillator when large phase error changes occur.
- FIG. 1 diagrammatically illustrates exemplary embodiments of a communication apparatus according to the invention.
- FIG. 2 graphically illustrates the control/voltage curves for two different types of MOS varactors.
- FIG. 3 graphically illustrates the control/voltage curve for a PMOS varactor.
- FIG. 4 diagrammatically illustrates a PMOS transistor configured for use as a varactor.
- FIG. 5 is a timing diagram which illustrates an example of how the capacitances of two different varactors can be controlled.
- FIG. 6 diagrammatically illustrates a differential varactor and predriver stage according to the invention.
- FIG. 7 diagrammatically illustrates a digitally controlled oscillator according to the invention.
- FIG. 8 diagrammatically illustrates a fully digitally controlled LC tank oscillator.
- FIG. 9 diagrammatically illustrates a switchable capacitance according to the invention.
- FIG. 10 illustrates exemplary frequency locking operations according to the invention.
- FIG. 11 diagrammatically illustrates a digitally controlled LC tank oscillator according to the invention for supporting operations such as illustrated in FIG. 10 .
- FIG. 12 diagrammatically illustrates a normalized digitally controlled oscillator according to the invention.
- FIG. 13 diagrammatically illustrates pertinent portions of exemplary embodiments of an all digital frequency synthesizer according to the invention, including loop filter gain paths which correspond to the operations of FIG. 10 .
- FIG. 13A illustrates portions of FIG. 13 in more detail.
- FIG. 14 diagrammatically illustrates an example of the oscillator tracking portion of FIG. 13 .
- FIG. 15 illustrates a sigma-delta modulator according to the prior art.
- FIG. 16 diagrammatically illustrates a sigma-delta modulator according to the invention.
- FIG. 17 diagrammatically illustrates exemplary embodiments of the oscillator tracking portion of FIG. 13 .
- FIG. 17A diagrammatically illustrates exemplary embodiments of a first stage of the sigma-delta modulator of FIGS. 16 and 17 .
- FIG. 18 diagrammatically illustrates exemplary embodiments of the combiner of FIGS. 16 and 17 .
- FIG. 19 graphically illustrates exemplary operations of the oscillator tracking portions illustrated in FIG. 17 .
- FIG. 20 is a timing diagram which illustrates the retiming of a frequency reference to achieve clock domain synchronization.
- FIG. 21 is a timing diagram which illustrates fractional error correction associated with clock domain synchronization according to the invention.
- FIG. 22 is a timing diagram which illustrates a prior art approach to phase error correction.
- FIG. 23 diagrammatically illustrates a phase detection apparatus according to the invention.
- FIG. 24 diagrammatically illustrates exemplary embodiments of the phase detector of FIG. 23 .
- FIG. 25 illustrates the structure and operation of the fractional error correction logic of FIG. 23 .
- FIG. 26 diagrammatically illustrates exemplary embodiments of the time-to-digital converter of FIG. 25 .
- FIG. 27 is a timing diagram which illustrates exemplary operations of the time-to-digital converter of FIG. 26 .
- FIG. 28 diagrammatically illustrates exemplary embodiments of the normalizer of FIG. 25 .
- FIG. 28A is a timing diagram which illustrates the “skip” signal of FIGS. 23 , 24 and 28 .
- FIG. 29 is a timing diagram which graphically illustrates the quantization effects associated with the fractional error correction logic of FIGS. 23 and 25 - 28 .
- FIG. 30 diagrammatically illustrates a proportionality factor which relates a phase error signal to a normalized tuning word according to the invention.
- FIGS. 31 and 32 diagrammatically illustrate exemplary embodiments of an all digital frequency synthesizer according to the invention.
- FIG. 33 diagrammatically illustrates exemplary embodiments of an all digital frequency synthesizer according to the invention including a differential gain controller for handling frequency perturbations.
- FIG. 33A diagrammatically illustrates exemplary embodiments of the gain controller of FIG. 33 .
- FIG. 33B diagrammatically illustrates further exemplary embodiments of the gain controllers of FIGS. 33 and 33C .
- FIG. 33C diagrammatically illustrates further exemplary embodiments of a differential gain controller according to the invention.
- FIG. 33D diagrammatically illustrates further exemplary embodiments of a differential gain controller according to the invention.
- FIG. 34 diagrammatically illustrates exemplary embodiments of an all digital frequency synthesizer of the present invention wherein the oscillating frequency is dynamically controlled by including modulation data in a frequency control word at the input of the reference phase accumulator of FIGS. 30-33 .
- FIG. 35 diagrammatically illustrates exemplary embodiments of an all digital frequency synthesizer with direct oscillator modulation according to the invention.
- FIG. 36 diagrammatically illustrates the application of direct oscillator modulation to a generalized PLL loop structure.
- FIG. 37 is a timing diagram which graphically illustrates an example of the operations of FIG. 10 .
- FIG. 38 graphically illustrates an example of estimating the gain of a digitally controlled oscillator according to the invention.
- FIG. 39 illustrates exemplary operations for estimating the gain of a digitally controlled oscillator according to the invention.
- FIG. 40 diagrammatically illustrates exemplary embodiments of a gain estimator for a digitally controlled oscillator according to the invention.
- FIG. 41 diagrammatically illustrates exemplary embodiments of the calculator of FIG. 40 .
- FIG. 42 diagrammatically illustrates further exemplary embodiments of a gain estimator for a digitally controlled oscillator according to the invention.
- FIG. 43 diagrammatically illustrates further exemplary embodiments of a gain estimator for a digitally controlled oscillator according to the invention.
- FIG. 44 diagrammatically illustrates an exemplary RF transmitter including a frequency synthesizer such as shown in FIGS. 31-35 .
- FIG. 45 diagrammatically illustrates an exemplary microprocessor or DSP including a frequency synthesizer such as shown in FIGS. 31-35 .
- the digital baseband controller can be based on a digital signal processor (DSP) or the ARM7 microprocessor and is responsible for taking the digital data stream from the RF transceiver and performing any necessary digital signal processing on it to convert the digital data stream into a stream of user data.
- DBB controller may include digital filtering, data encoding and decoding, error detection and correction. It can also implement, for example, the GSM cellular or B LUETOOTH protocol layer stack which is controlled by a software program stored in a non-volatile flash memory.
- User applications running on, for example, a microprocessor or DSP can communicate with the DBB controller and a user interface (e.g., a keypad, visual display, speaker, microphone, etc.).
- the host interface can utilize, for example, UART, USB or RS-232.
- the RF transceiver module implements the physical layer by converting the information bits to/from the RF waveform.
- An antenna structure 12 interfaces the digital radio to a wireless RF communication link 11 .
- the advanced deep-submicron CMOS process total integration leads to an extremely compact and economic implementation of this sophisticated and highly functional communication system.
- FIG. 2 shows normalized representative curves of a MOS varactor capacitance vs. control voltage (C-V curve) for both a traditional CMOS process and a deep-submicron process.
- C-V curve MOS varactor capacitance vs. control voltage
- FIG. 4 illustrates physical structure of a PMOS transistor used as a varactor when the source, drain and well tie-offs are tied to ground.
- FIG. 3 An example C-V curve of an actual PMOS varactor is shown in FIG. 3 .
- the PMOS device ( FIG. 4 ) is a better candidate for a varactor. It was experimentally found that in this process the NPOLY/NWELL inversion-type varactor features more distinctly defined operational regions than does the accumulation-type varactor.
- V g start at +2 V, at the right end of the C-V x-axis.
- the positively charged gate attracts a large number of electrons, which are the majority carriers of the N-type well.
- the varactor capacitance is relatively high because this structure behaves like a parallel-plate capacitor with only the silicon oxide in between.
- the gate conductor forms one plate of the capacitor and the high concentration of electrons in the N-well forms the second plate. This region of operations is termed the accumulation mode. As V g is lowered, less and less electrons are attracted to the region below the gate and its concentration drops. This causes the effective “bottom” plate to be further separated, thus lowering the gate-to-well capacitance.
- the source, drain and backgate are tied to the same zero potential. This is very similar to the classical MOS capacitor structure, except that the latter does not have the source and drain.
- the inversion region in the MOS capacitor relies on a process of thermal regeneration of electron and hole pairs, which takes an extremely long amount of time (on the order of ⁇ s) to create a channel. Consequently, the channel never manages to get created and destroyed for the RF range of frequencies.
- the source and drain regions serve as vast and ready reservoirs of electrons, so this problem does not exist.
- Weighted binary switchable capacitance devices such as varactors
- An array of varactors can be switched into a high-capacitance mode or a low-capacitance mode individually by a two-level digital control voltage bus, thus giving a very coarse step control for the more-significant bits, and less coarse step control for the less-significant bits.
- the LSB bit can be operated in an analog fashion.
- FIG. 5 The idea of high-rate dithering of LSB capacitors is illustrated in FIG. 5 .
- the selection alternates between C 1 and C 2 several times during the cycle.
- C 2 is chosen one-eighth of the time and C 1 is chosen the remaining seven-eighths.
- the average capacitance value therefore, will be one-eighth of the C 2 -C 1 distance over C 1 , i.e., C 1 + ⁇ C/8.
- the dithering speed is performed at a fast enough rate, the resulting spurious tone at the oscillator output could be made vanishingly small.
- the resolution of the time-averaged value relies on the dithering speed. Without any feedback that would result in a supercycle, the dithering rate has to be higher than the reference cycle rate times the integer value of the resolution inverse (eight in this case). Therefore, there is a proportional relationship between the frequency resolution improvement and the dithering rate.
- the dithering pattern shown in FIG. 5 is not random at all and is likely to create spurious tones. It is equivalent to first order ⁇ modulation.
- FIG. 6 shows an exemplary implementation of a differential varactor and the preceding driver stage according to the invention.
- the V tune — high and V tune — low rail supply levels of the inverter are set to correspond with the two stable operating points, off-state and on-state, as shown by the ovals in FIG. 2 .
- the varactor of FIG. 6 has a differential configuration built upon the basic structure described in conjunction with FIG. 3 and FIG. 4 .
- the balanced capacitance is between the gates of both PMOS transistors M 1 and M 2 , whose source, drain and backgate connections are shorted together and tied to the M 3 /M 4 inverter output. Since the voltage control is now applied to the backgate and source/drain, the negative and decreasing values of V g in FIG. 3 covering the inversion mode are of interest. Because of the differential configuration, only one-half of the single PMOS capacitance is achieved.
- the circuit of FIG. 6 also reveals a phase noise contribution mechanism from the static tuning input OTW.
- the driving transistors M 3 or M 4
- e n 2 is the rms square open-circuit noise voltage generated by the driving resistance R over the bandwidth ⁇ f at a given temperature T
- k is a Boltzmann's constant.
- a 50 ⁇ resistance generates about 0.9 nV of rms noise over a bandwidth of 1 Hz. This noise is added to the stable control voltage which then perturbs the varactor capacitance. This, in turn, perturbs the oscillating frequency and gives rise to the phase noise.
- FIG. 7 shows a schematic of an exemplary DCO according to the invention.
- the inductor is connected in parallel with an array of the differential varactors.
- NMOS transistors MN 1 and MN 2 comprise the first cross-coupled pair that provide a negative resistance to the LC tank.
- PMOS transistors MP 1 and MP 2 provide a second such pair.
- the current source I b limits the amount of current the oscillator is allowed to draw.
- the differential oscillator output (“outp” and “outm”) can be fed to a differential-to-complementary circuit whose purpose is to square the near-sinusoidal outputs and make them insensitive to common mode level.
- This structure of forming the negative resistance by double cross-connection of transistor pairs is known in the art. It has inherent low power since the current used for amplification is utilized twice.
- This invention replaces “analog” varactors with a digitally-controlled varactor array.
- the idea of the digitally-controlled LC tank oscillator is shown from a higher system level in FIG. 8 .
- the resonating frequency of the parallel LC tank is established by the following formula:
- the oscillation is perpetuated by a negative resistance device, which is normally built as a positive feedback active amplifier network.
- the frequency f could be controlled by either changing the inductance L or the total effective capacitance C.
- a voltage-controlled device such as a varactor array.
- Equation 2 Since digital control of the capacitance C is used, the total available capacitance is quantized into N smaller digitally-controlled varactors, which do not necessarily follow the binary-weighted pattern of their capacitance values. Equation 2 now becomes
- the digital control (d 0 , d 1 , . . . d N ⁇ 1 ) signifies that each of the individual capacitors (of index k) could be placed in either a high capacitative state C 1,k , or a low capacitative state C 0,k (see also FIG. 2 ).
- FIG. 6 reveals that it is necessary to provide a buffering scheme that would (1) isolate the “raw” varactor input from the noisy digital circuits, (2) have sufficiently low driving resistance to minimize the thermal and flicker noise, and (3) establish two stable low and high voltage levels for the best varactor operation.
- Equation 3 could be re-written to include the digital control details.
- FIG. 9 shows a model of a single-cell binary-weighted switchable capacitor of index k, that is equivalent to the weight of 2 k .
- the basic unit cell is created for the weight of 2 0 .
- the next varactor of weight 2 1 is created not as a single device of double the unit area but it is built of two unit cells. This is done for matching purposes. It mainly ensures that the parasitic capacitance due to fringing electric fields, which is quite significant for a deep-submicron CMOS process and is extremely difficult to control and model, is well ratioed and matched.
- Each next cell consists of double the number of the unit cells. Even though the total occupied silicon area of the device multiplicity method is somewhat larger than the straightforward method of progressively larger uniform devices, it easily achieves the economical component matching resolution of eight bits.
- DFC digital-to-frequency conversion
- DFC digital-to-frequency conversion
- One aspect of digital-to-frequency conversion for wireless communications differs significantly from the general digital-to-analog conversion, namely, the narrow-band nature of the wireless communication transmission. Consequently, even though the frequency command steps must be very fine, the overall dynamic range at a given time instant is quite small.
- the nominal frequency deviation of the B LUETOOTH GFSK data modulation scheme is 320 kHz.
- a much higher dynamic range is usually necessary to cover frequency channels of the RF band.
- the B LUETOOTH band of 80 MHz 17 bits of full 1 kHz resolution are thus required. Many more extra bits would be necessary to account for process and environmental (voltage and temperature) changes which could reach over +/ ⁇ 20% of the operational RF frequency.
- One solution to the above dynamic range problem is to proportionately lower the frequency resolution whenever a higher dynamic range is expected. This is accomplished by traversing through the three major operational modes with progressively lower frequency range and higher resolution such that the intrinsically economical component matching precision of 8 bits is maintained ( FIG. 10 ).
- the first step the large oscillating frequency uncertainty due to the process-voltage-temperature (PVT) variations is calibrated. After the PVT calibration, the nominal center frequency of the oscillator will be close to the center of the B LUETOOTH band. Since this uncertainty could easily be in the hundreds of megahertz range, a one or two MHz increments are satisfactory. In this case, an 8-bit resolution is sufficient.
- the second step is to acquire the requested operational channel within the available band. For an 8-bit resolution, half-MHz steps would span over 100 MHz which is enough for the 80 MHz B LUETOOTH band.
- the third step is the finest, but with the most narrow-band range.
- This step serves to track the frequency reference (referred to as “fast tracking” in FIG. 37 ) and perform data modulation (referred to as “regular tracking” in FIG. 37 ) within the channel.
- the 1 MHz channel spacing resolution of the B LUETOOTH band already starts at the first step (PVT) but because of the very coarse frequency selection grid possibly covering multiple channels, the best that could be achieved is to get near the neighborhood of the desired channel.
- the second step the acquisition mode
- the fine selection of the requested channel could only be accomplished in the third step (the tracking mode), which is most refined of them all.
- the tracking mode dynamic range has to additionally cover the resolution grid of the preceding acquisition mode.
- the varactor array is divided into three major groups (varactor banks) that reflect three general operational modes: process-voltage-temperature (PVT), acquisition and tracking.
- the first and second groups approximately set the desired center frequency of oscillation initially, while the third group precisely controls the oscillating frequency during the actual operation.
- the frequency range is quite high but the required precision is relatively low, therefore the best capacitor array arrangement here is the binary-weighted structure with a total capacitance (based on Equation 8) of
- N P is the number of PVT-mode varactors
- N A is the number of acquisition-mode varactors
- ⁇ C P and ⁇ C A are the unit capacitance of LSB varactors
- d k P and d k A are the inverted PVT and acquisition bits, respectively, of the DCO tuning word that controls capacitance of the varactor devices.
- the P subgroup corrects the center oscillating frequency of the operational band due to process-voltage-temperature variations and could be performed at manufacturing, on power-up or on “as needed” basis.
- the A varactor group controls the frequency acquisition process for the desired transmission channel. Both the P and A groups are best implemented using individual binary-weighted capacitance structures, but their ranges could be overlapping. There is no need to preserve the binary-weight continuity between the P and A structures due to the different origin of their respective control inputs.
- the PVT correction is infrequent and could be usually done through register interface (e.g., lookup table created during factory calibration), whereas the acquisition DCO tuning is performed dynamically and is an integral part of the synthesizer PLL loop.
- FIG. 11 shows the dedicated capacitor banks, which are connected in parallel to create a larger quantized capacitance. Only the effective switchable capacitors are shown forming the banks. The individual shunt capacitances are indistinguishable from each other, therefore, they are lumped together as C 0 . Also shown is a fractional-resolution tracking varactor bank for high-speed dithering, which will be discussed later.
- the tracking-mode (T) operation presents, on the other hand, a different set of requirements.
- the frequency range is relatively low but the required resolution is quite high.
- the binary-weighted capacitance arrangement of the acquisition mode (A) is a poor choice here due to the following reasons: binary switching noise (changing a value by 1 LSB might require many bits to toggle; for example, incrementing decimal 31 causes six bits to flip), poor device matching of different size devices (2 ⁇ precision matched capacitor is rarely implemented as twice the area—usually two identical devices are in parallel next to each other), etc. A better structure would be an array of unit devices of fine but identical dimensions.
- the total capacitance is
- N T is the number of tracking-mode varactors
- ⁇ C T is the unit switchable capacitance of each varactor
- d k T are the inverted tracking bits of the DCO tuning word.
- the frequency deviation due to the tracking capacitors could be linearized by the df/dC derivative of Equation 3. Consequently, the frequency resolution or granularity of the LC tank oscillator is a function of the operating frequency f:
- ⁇ C T the tracking-bank unit switchable capacitance
- C the total effective capacitance
- the tracking-bank encoding is classified as a redundant arithmetic system since there are many ways to represent a number.
- the simplest encoding would be a thermometer scheme with a predetermined bit order.
- a less restrictive numbering scheme can be chosen in order to facilitate a dynamic element matching—a technique to linearize the frequency-vs.-code transfer function.
- the DCO operational mode progression could be mathematically described in the following way.
- the DCO Upon power-up or reset, the DCO is set at a center or “natural” resonant frequency f c by appropriately presetting the d k inputs. This corresponds to a state in which half or approximately half of the varactors are turned on, in order to maximally extend the operational range in both directions.
- the total effective capacitance value of the LC-tank is C c and the “natural” frequency is
- the resulting final frequency of the PVT mode is
- the resulting final frequency of the acquisition mode is
- the resulting frequency of the tracking mode is set by Equation 2.
- the above-described mode progression process of FIG. 10 contains two successive mode switching events during which the center frequency is “instantaneously” shifted closer and then still closer towards the desired frequency.
- the terminating-mode capacitor state is frozen and it now constitutes a new center frequency (f c P or f c A ) from which the frequency offsets, during the following mode, are calculated.
- f(OTW) is a nonlinear function.
- f(OTW) is a simple gain K DCO
- ⁇ f V is a deviation from a certain center frequency f 0 .
- f 0 could be one of the mode-adjusted center frequencies (f c P or f c A ).
- ⁇ f V must be sufficiently small such that the linear approximation is satisfied.
- K DCO can be defined as a frequency deviation ⁇ f V (in Hz) from a certain oscillating frequency f V in response to 1 LSB change in the input, OTW. Within a linear range of operation, K DCO can also be expressed as
- K DCO ⁇ ( f v ) ⁇ ⁇ ⁇ f v ⁇ ⁇ ( OTW ) ( 18 ) where ⁇ (OTW) designates a change in the OTW value.
- ⁇ (OTW) designates a change in the OTW value.
- K DCO should be fairly linear with respect to the input OTW, otherwise the DCO gain could be generalized as being also a function of OTW.
- K DCO ⁇ ( f v , OTW ) ⁇ ⁇ ⁇ f v ⁇ ⁇ ( OTW ) ( 19 )
- the K DCO gain is subject to process and environmental factors which cannot be known precisely, so an estimate thereof, ⁇ circumflex over (K) ⁇ DCO , must be determined.
- the estimate ⁇ circumflex over (K) ⁇ DCO can be calculated entirely in the digital domain by observing phase error responses to the past DCO phase error corrections.
- the actual DCO gain estimation involves arithmetic operations, such as multiplication or division, and averaging, and can be performed, for example, by dedicated hardware or a digital signal processor (DSP).
- DSP digital signal processor
- ⁇ f V of Equation 18 cannot be directly measured, except perhaps in a lab or a factory setting. Due to the digital nature of the synthesizer, ⁇ f V can be, however, indirectly measured on-the-fly by harnessing the power of the existing phase detection circuitry, as described hereinbelow.
- the DCO oscillator together with the DCO gain normalization multiplier f R/ ⁇ circumflex over (K) ⁇ DCO , logically comprise the normalized DCO (nDCO), as illustrated in FIG. 12 .
- the DCO gain normalization decouples the phase and frequency information throughout the system from the process, voltage and temperature variations that normally affect the K DCO .
- the phase information is normalized to the clock period T V of the oscillator, whereas the frequency information is normalized to the value of an external reference frequency f R .
- FREF designates a reference signal at reference frequency f R ).
- the reference frequency is chosen as the normalization factor because it is the master basis for the frequency synthesis. Another reason is that the clock rate and update operation of this discrete-time system is established by the frequency reference.
- K nDCO f R / LSB ⁇ K DCO K ⁇ DCO ( 20 )
- FIG. 13 shows an exemplary implementation of three separate DCO loop filter gain paths for the three modes of operation: PVT, acquisition and tracking, as originally defined in FIG. 10 .
- the tracking path additionally splits into integer (TUNE_TI) and fractional (TUNE_TF) parts, mainly due to their significantly different clock rates.
- TUNE_TI integer
- TUNE_TF fractional
- Each of the switched capacitor array banks (first introduced in FIG. 11 ) is individually controlled by a respective oscillator interface circuit.
- FIG. 13 shows that a phase detector output signal ⁇ E (k) is fed into three gain circuits (GP, GA and GT for the PVT, acquisition and tracking modes, respectively). Due to their vastly different gain ranges, each gain circuit could use a different subset of the full range of the phase error.
- the gain circuits multiply the phase error by associated factors, which are split into two parts: a loop normalizing gain (MEM_ALPHA set to ⁇ ) and the DCO normalization gain (MEM_GAIN set to f R / ⁇ circumflex over (K) ⁇ DCO ).
- MEM_ALPHA set to ⁇
- MEM_GAIN set to f R / ⁇ circumflex over (K) ⁇ DCO
- the DCO normalizing multipliers belong to the nDCO layer, they can be physically combined with the loop gain multipliers at GP, GA and GT.
- the outputs of the gain circuits constitute the oscillator tuning word OTW. These outputs, namely, TUNE_P, TUNE_A, TUNE_TI and TUNE_TF, are respectively input to the oscillator control circuits OP, OA, OTI and OTF.
- the PVT and acquisition oscillator interfaces OP and OA are shown in FIG. 13A . Both capacitor banks are built as 8-bit binary-weighted arrangements. In some embodiments, d k P and d k A are expressed as unsigned numbers, but TUNE_P and TUNE_A are provided in a signed 2's complement notation. The appropriate conversion can be implemented by simply inverting the MSB as shown. In this scheme, ⁇ 2 7 . . . 0 . . . (2 7 ⁇ 1) maps to 0 . . . 2 7 . . . (2 8 ⁇ 1), so the “MSB inversion” could be thought of as an addition of +2 7 to the 8-bit 2's complement signed number with the carry outs disregarded.
- the inverters can be omitted in embodiments where no conversion is needed.
- the register memory words MEM_DCO_P and MEM_DCO_A could represent, for example, the last frequency estimate from a look-up table in order to speed up the loop operation.
- the DCO can be placed at the center of the operational frequency range (possibly redefined by MEM_DCO_P and MEM_DCO_A) through an asynchronous clear (CTL_ARSTZ) of the tuning word registers. This prevents the oscillator from failing to oscillate if the random power-up values of the tuning word registers set it above the oscillating range, which might happen at the slow process corner.
- CTL_ARSTZ asynchronous clear
- the new tuning word is latched by the register with every clock cycle.
- the DCO operational mode change-over e.g., PVT-to-acquisition
- the last stored value of the tuning word is maintained by the register. Consequently, during regular operation, only one path of FIG. 13 can be active at a given time, whereas the previously executed modes maintain their final DCO control states.
- the tracking bits of the DCO oscillator need a much greater care and attention to detail than the PVT and acquisition bits. The main reason is that these very bits are used during the normal operation.
- the PVT and acquisition bits are used in the preparatory steps to quickly establish the center of the operating frequency and are inactive during the normal operation when the synthesized frequency is used. Consequently, any phase noise or spurious tone contribution of the tracking bits will degrade the synthesizer performance.
- FIG. 14 shows one way to increase frequency resolution of the DCO.
- the tracking part of the oscillator tuning word OW
- the LSB of the integer part corresponds to the basic frequency resolution of the DCO oscillator.
- the integer part could be thermometer encoded to control the same-size DCO varactors of the LC-based tank oscillator. In this scheme, all the varactors are unit weighted but their switching order is predetermined.
- the fractional part TUNE_TF employs a time-averaged dithering mechanism to further increase the frequency resolution.
- the dithering is performed by a digital ⁇ modulator that produces a high-rate integer stream whose average value equals the lower-rate fractional input.
- FIG. 15 shows a conventional third order ⁇ digital modulator divider. It uses three accumulator stages in which the storage is performed in the accumulator feedback path.
- the modulator input is a fractional fixed-point number and its output is a small integer stream.
- the first term is the desired fractional frequency
- the second term represents noise due to fractional division.
- the integer part TUNE_TI is added at 141 to the integer-valued high-rate-dithered fractional part.
- the resulting binary signal at 142 is thermometer encoded to drive sixty-four tracking bank varactors.
- the high-rate fractional part is arithmetically added to the low-rate integer part thus making its output (as well as the entire signal path terminating at the varactors inside the DCO) high rate.
- the ⁇ modulator is built as a third-order MESH-type structure that could be efficiently scaled down to a lower order. It is clocked by CKVD (e.g., 600 MHz obtained by dividing down CKV).
- CKVD e.g., 600 MHz obtained by dividing down CKV
- Dithering trades sampling rate for granularity.
- FIG. 16 The structure of an exemplary digital ⁇ modulator according to the invention is depicted in FIG. 16 .
- This example is a 3 rd order MESH-type architecture. Since the structure is highly modular, the lower-order modulation characteristics can be set by disabling the tail accumulators through gating off the clock CKVD, which is advantageous from a power saving standpoint.
- Such gating can be implemented by suitable gating logic (e.g., controlled by a programmable register) as shown diagrammatically by broken line in FIG. 16 .
- the combiner circuit (originally shown in FIG. 15 ) merges the three single-bit carry-out streams such that the resulting multi-bit output satisfies the 3 rd order ⁇ spectral property.
- FIG. 17 shows an implementation block diagram of exemplary embodiments of the OTI and OTF portions of FIG. 13 .
- FIG. 17 implements the integer and fractional oscillator tracking control (OTI and OTF of FIG. 13 ) from a lower power standpoint.
- the fractional path (TUNE_TF) of the DCO tracking bits, which undergoes high-rate dithering, is entirely separated from the lower-rate integer part (TUNE_TI).
- the fractional path has a dedicated DCO input at 171 to avoid “contaminating” the rest of the tracking bits with frequent transitions.
- the switch matrix together with the row and column select logic, operates as a binary-to-unit-weight (e.g., thermometer) encoder in response to the integer part of the tracking tuning word.
- a binary-to-unit-weight e.g., thermometer
- the ⁇ modulator operates on only the fractional part of the tracking tuning word.
- the actual merging of both the integer and fractional parts is performed inside the oscillator through time-averaged capacitance summation at the LC tank (see also FIGS. 11 and 13 ).
- FIG. 17 illustrates an exemplary ⁇ modulator carry-out combiner structure for implementing Equation 22 above. All that is required are flip-flop registers or other suitable delay elements for the delay operations at D, with complementary outputs or other inversion functionality as needed for the negation.
- the arithmetic addition is performed inside the oscillator through capacitance summation (see also FIGS. 11 and 13 ).
- the subtraction operations in Equation 22 can be changed to addition operations, and the complementary outputs (which correspond to subtraction in Equation 22) can be eliminated in FIG.
- FIG. 19 is a simulation plot using second-order MESH-type ⁇ modulation of the fractional part TUNE_TF of the tracking tuning word TUNE_T.
- the tuning word TUNE_T includes the six integer bits TUNE_TI and the five fractional bits TUNE_TF, and is clocked at the 13 MHz reference frequency (see also FIG. 17 ).
- the ⁇ modulates the five-bit fractional part at 600 MHz clock rate and outputs an integer stream (see d k TF at 171 in FIG. 17 ) for use in controlling the DCO frequency.
- the lower plot shows the ⁇ output stream d k TF “merged” with the 6-bit integer part stream d k TI .
- the d k TI stream is mathematically decoded into an unsigned number representation and added to the mathematically decoded d k TF signed stream.
- a running average of the lower plot faithfully reproduces TUNE_T.
- the digital sigma-delta modulator portion used at 1202 for sub-LSB dithering may not have enough bits to establish a repetition cycle long enough to avoid spurious tones at the DCO output.
- FIG. 17A illustrates an example of the first stage of the digital sigma-delta modulator portion 1202 of FIG. 17 , which modulator portion 1202 can include multiple stages (e.g., 2 or 3, or more).
- the LSB is exclusive-ORed with a dithering signal at 172 , between the input accumulator 173 and the output flip-flops 174 .
- the dithering signal can be produced in any desired manner, for example, by a conventional random number generator, such as a linear feedback shift register.
- a conventional random number generator such as a linear feedback shift register.
- This single-bit randomization in the first stage of the digital sigma-delta modulator portion 1202 helps eliminate the aforementioned spurious tones.
- the normalized transition timestamps ⁇ R (k) of the frequency reference clock, FREF could be obtained by accumulating the frequency command word (FCW) on every significant (rising or falling) edge of the frequency reference clock.
- FCW is formally defined as the frequency division ratio of the expected variable frequency to the reference frequency.
- the reference frequency f R is usually of excellent long term accuracy, at least as compared to the frequency f V of variable oscillator.
- FCW could be defined in terms of the division of the two clock periods in the mean sense.
- the FCW value establishes how many high-frequency CKV clocks are to be contained within one lower-frequency FREF clock. It suggests counting a number of CKV clocks and dividing it by the timewise-corresponding number of FREF cycles in order to get the estimate. It should also be noted here that the instantaneous clock period ratio might be slightly off due to the phase noise effects of the DCO oscillator. However, the long-term value should be very precise and approach FCW in the limit.
- FCW control is generally expressed as being comprised of integer (N i ) and fractional (N f ) parts.
- An additional benefit of operating the PLL loop with phase domain signals is to alleviate the need for the frequency detection function within the phase detector. This allows the PLL to operate as type-I (only one integrating pole due to the DCO frequency-to-phase conversion), where it is possible to eliminate a low-pass filter between the phase detector and the oscillator input, resulting in a high bandwidth and fast response of the PLL.
- conventional phase-locked loops such as a charge-pump-based PLL do not truly operate in the phase domain.
- the reference and feedback signals are edge based and their closest distance is measured as a proxy for the phase error. Deficiencies, such as false frequency locking, are direct results of not truly operating in the phase-domain.
- the two clock domains described above are entirely asynchronous, so it is difficult to physically compare the two digital phase values at different time instances t V and t R without metastability problems.
- ⁇ V (i) and ⁇ R (k) are discrete-time signals with incompatible sampling times and cannot be directly compared without some sort of interpolation.
- the digital-word phase comparison should be performed in the same clock domain. This is achieved in some embodiments by over-sampling the FREF clock by the high-rate DCO clock, CKV (see, e.g., 140 in FIGS.
- Equation 29 and Equation 30 The set of phase estimate equations (Equation 29 and Equation 30) should be augmented by the sampled variable phase.
- the index k of Equation 36 is the kth transition of the retimed reference clock CKR, not the kth transition of the reference clock FREF.
- each CKR cycle contains an integer number of CKV clock transitions.
- ⁇ (k) is the CKV clock edge quantization error, in the range of ⁇ (0,1), that could be further estimated and corrected by other means, such as a fractional error correction circuit. This operation is graphically illustrated in FIG. 21 as an example of integer-domain quantization error for a simplified case of the frequency division ratio of
- phase error represents rounding to the closest DCO edge and is shown as ⁇ (k) in FIG. 22 .
- the reference retiming operation (shown in FIG. 20 and at 140 in FIGS. 14 and 17 ) can be recognized as a quantization in the DCO clock transitions integer domain, where each CKV clock rising edge is the next integer and each rising edge of FREF is a real-valued number. If the system is to be time-causal, only quantization to the next DCO transition (next integer), rather than the closest transition (rounding-off to the closest integer), could realistically be performed.
- the CKR clock is likely to have an instantaneous frequency different from its average frequency.
- phase error is defined as the difference between the reference and variable phases.
- a third term will be added to augment the timing difference between the reference and variable phases by the ⁇ correction.
- phase detector will now produce an output according to the real-time clock timestamps.
- Equation 38 It is possible to rewrite Equation 38 in terms of independent integer and fractional parts such that the integer part of the reference phase R R,i is combined with the integer-only R V , and the fractional part of the reference phase R R,f is combined with the fractional-only ⁇ .
- ⁇ E ( k ) [ R R,i ( k ) ⁇ R V ( k )]+[ R R,f ( k )+ ⁇ ( k )] (39)
- the fractional error correction ⁇ is to track the fractional part of the reference phase R R,f , which is similar in operation to the variable phase R V tracking the integer part of the reference phase R R,i . Therefore, the three-term phase detection mechanism performs dual phase error tracking, with separate paths for the integer and fractional parts.
- the fractional-term tracking should be contrasted with the integer-term tracking due to the apparently different arithmetic operations.
- the former is complement-to-1 tracking (both fractional terms should ideally add to one), whereas the latter is 2's complement tracking (both terms should ideally subtract to zero).
- the not-so-usual application of the unsigned 2's complement operation (complement-to-1) is a result of the ⁇ definition and has no implications on circuit complexity. Even the resulting bias of one is easily absorbed by the variable phase accumulator.
- FIG. 23 illustrates a general block diagram of exemplary embodiments of the phase detection mechanism of Equation 38. It includes the phase detector 130 itself, which operates on the three phase sources: reference phase R R (k), variable phase R V (k) and the fractional error correction ⁇ (k). An extra bit (“skip” bit) from the fractional error correction is for metastability avoidance and will be explained below.
- the actual variable phase R V (i) is clocked by the CKV clock of index i and is resampled by the CKR clock of index k to produce R V (k). Due to this resampling, all three phase sources input to phase detector 130 are synchronous to the CKR clock, which guarantees that the resulting phase error ⁇ E (k) is also synchronous.
- FIG. 24 shows an example of the internal structure of the phase detector circuit 130 . All inputs are synchronous. The integer and fractional parts of the reference phase signal R R (k) are split and processed independently with proper bit alignment. The integer portion uses modulo arithmetic in which W l -width rollovers are expected as a normal occurrence.
- FIG. 25 shows how the integer-domain quantization error ⁇ (k) gets corrected by means of fractional error correction.
- the fractional (sub-T V ) delay difference ⁇ between the reference clock and the next significant edge of the DCO clock is measured using a time-to-digital converter (TDC) with a time quantization resolution of an inverter delay t inv .
- TDC time-to-digital converter
- the TDC output is normalized by the oscillator clock period at 251 .
- FIGS. 26 and 27 illustrate an exemplary Time-to-digital Converter (TDC) in more detail.
- the digital fractional phase is determined by passing the DCO clock (CKV) through a chain of inverters (see FIG. 26 ), such that each inverter output would produce a clock slightly delayed than from the previous inverter.
- the staggered clock phases are then sampled by the same reference clock. This is accomplished by an array of registers, whose Q outputs (alternate ones of which are inverted) form a pseudo-thermometer code TDC_Q. In this arrangement there will be a series of ones and zeros. In the FIG. 27 example, the series of four ones start at position 3 and extend to position 6 .
- T v / 2 ⁇ ⁇ ⁇ ⁇ t r - ⁇ ⁇ ⁇ t f , for ⁇ ⁇ ⁇ ⁇ ⁇ t r ⁇ ⁇ ⁇ ⁇ t f ⁇ ⁇ ⁇ t f - ⁇ ⁇ ⁇ t r , otherwise ⁇ ( 40 )
- the number of taps L required for the TDC of FIG. 26 is determined by how many inverters are needed to cover the full DCO period.
- inverters 9 and 10 are beyond the first full cycle of eight inverters and are not needed since the pseudo-thermometer decoder/edge detector is based on a priority detection scheme and earlier bits would always be considered first. It is a good engineering practice, however, to keep some margin in order to guarantee proper system operation at the fast process corner and the lowest DCO operational frequency, even if it is below the operational band.
- ⁇ t r is used for the ⁇ (k) correction of Equation 35 that is positive and ⁇ (0,1). It is normalized by dividing it by the clock period (unit interval, UI) and complementing-to-1, in order to properly combine it with the fractional part of the reference phase output R R,i .
- the fractional correction ⁇ (k) is represented as a fixed-point digital word (see also FIG. 25 ):
- ⁇ ⁇ ( k ) 1 - ⁇ ⁇ ⁇ t r ⁇ ( k ) T v ( 42 )
- the clock period T V can be obtained through longer-term averaging in order to ease the calculation burden and linearize the transfer function of 1/T V .
- the averaging time constant could be as slow as the expected drift of the inverter delay, possibly due to temperature and supply voltage variations.
- the instantaneous value of the clock period is an integer but averaging it would add significant fractional bits with longer operations.
- accumulating 128 clock cycles produces accuracy within 1 ps of the inverter delay.
- the division by the number of samples N avg can be done with a simple right-shift.
- FIG. 28 illustrates exemplary TDC normalization and edge-skipping operations.
- the actual fractional output of the ⁇ error correction utilizes one extra bit (“skip”) due to the fact that the whole CKV cycle would have to be skipped if the rising edge of FREF transitions too close before the rising edge of CKV.
- the “skip” bit is of the integer LSB weight (see also FIG. 24 ). This scenario is illustrated in FIG. 28A in which there is a full-cycle skipping if FREF happens as close as two inverter delays before the rising edge of CKV.
- CKV is typically much faster than FREF.
- FREF created, e.g., by an external crystal
- CKV RF carrier
- f R 13 MHz
- f V 2.4-2.8 GHz
- N the division ratio N in the range of 180.
- the large value of N puts more emphasis on the CKV edge counting operation (Equation 29), which is exact, and less emphasis on the ⁇ determination (TDC operation), which is less precise due to the continuous-time nature of device delays.
- the invention also permits the N ratio to be much smaller.
- the resolution of the fractional error correction is typically at least an order of magnitude better than the CKV period.
- TDC_RISE and TDC_FALL in FIGS. 26-28A are small integer quantizations of the ⁇ t r and ⁇ t f time delays, respectively. They are outputs of the edge detector of FIG. 26 .
- the TDC_Q bus width is 48, so 6 bits are required by TDC_RISE and TDC_FALL to represent the decoded data.
- a symmetric sense-amplifier-based flip-flop with differential inputs is used to guarantee substantially identical delays for rising and falling input data.
- the phase detector is, at least theoretically, a linear device whose output is proportional the timing difference between the reference and the feedback oscillator clock.
- the ⁇ fractional phase error correction is also linear but is quantized in ⁇ t res time units, where ⁇ t res ⁇ t inv .
- FIG. 29 shows an example of the quantization effects of the ⁇ transfer function of Equation 42.
- the transfer function has a negative bias of ⁇ t res /2 but it is inconsequential since the loop will compensate for it automatically.
- phase detector output ⁇ E could be interpreted as a frequency deviation estimator (from a center or “natural” frequency) of the output CKV clock, which estimator is normalized to frequency reference f R .
- T R 1/f R
- ⁇ circumflex over ( ⁇ ) ⁇ circumflex over ( ⁇ f ⁇ ) ⁇ ⁇ E ⁇ f R (44)
- the above estimate increases linearly with the number of reference cycles.
- Equation 45 could be modified by multiplying T R by the number of FREF cycles.
- a steady-state phase error signal according to the invention also indicates the steady state frequency offset from the center DCO frequency.
- Equation 47 should be contrasted with Equation 44, which is only a single reference cycle estimate that is a part of the detection process. Equation 47 could also be explained from another perspective. If a sudden frequency deviation ⁇ f V occurs at the output, then in one FREF cycle the phase detector will estimate the frequency deviation per Equation 44. This will correct the DCO frequency by ⁇ f V ⁇ . In the second reference cycle, the detected frequency at the phase detector will be ⁇ f V (2 ⁇ ) leading to the DCO correction of ⁇ f V (2 ⁇ ) ⁇ . This process of geometric sequence will continue until the DCO frequency gets fully corrected, and the phase detector develops the ⁇ f V / ⁇ offset.
- phase-domain all-digital synchronous PLL synthesizer embodiments are illustrated in FIG. 31 .
- the PLL loop is a fixed-point phase-domain architecture whose purpose is to generate an RF frequency, for example, an RF frequency in the 2.4 GHz unlicensed band for the B LUETOOTH standard.
- the underlying frequency stability of the system is derived from a frequency reference FREF crystal oscillator, such as a 13 MHz temperature-compensated crystal oscillator (TCXO) for the GSM system.
- TCXO temperature-compensated crystal oscillator
- phase detector is realized as an arithmetic subtractor that performs an exact digital operation.
- the phase detector is an arithmetic subtractor that does not introduce any spurs into the loop as would a conventional correlative multiplier.
- the phase domain operation is amenable to digital implementations, in contrast to conventional approaches.
- the dynamic range of the phase error can be arbitrarily increased simply by increasing the wordlength of the phase accumulators. This compares favorably with the conventional implementations, which typically are limited only to ⁇ 2 ⁇ of the compare frequency with a three-state phase/frequency detector.
- the phase domain allows algorithmically higher precision than operating in the frequency domain, since the frequency is a time derivative of phase, and a certain amount of phase quantization (such as in TDC) decreases its frequency error with the lapse of time.
- FIG. 32 shows exemplary embodiments of a phase-domain ADPLL architecture according to the invention from a different perspective.
- the central element is the 2.4 GHz digitally-controlled oscillator (DCO), and the PLL loop built around it is fully digital and of type-I (i.e., only one integrating pole due to the DCO frequency-to-phase conversion).
- Type-I loops generally feature faster dynamics and are used where fast frequency/phase acquisition is required or direct transmit modulation is used. The loop dynamics are further improved by avoiding the use of a loop filter.
- the issue of the reference feedthrough that affects classical charge-pump PLL loops and shows itself as spurious tones at the RF output is irrelevant here because, as discussed before, a linear, and not a correlation phase detector is used.
- phase error in type-I PLL loop is proportional to the frequency offset.
- this does not limit the dynamic range of the phase detector or the maximum range of the DCO operational frequency.
- the normalized proportional loop gain multiplier 321 feeds the nDCO.
- the normalized proportional loop gain constant ⁇ (corresponding to the “MEM_ALPHA” values of FIG. 13 ) is a programmable PLL loop parameter that controls the loop bandwidth. It represents the amount of phase attenuation expected to be observed at the phase detector output in response to a certain change in the phase detector output at the previous reference clock cycle.
- the PLL loop is a synchronous all-digital phase-domain architecture that arithmetically compares the accumulated FCW (i.e., R R (k) from the reference phase accumulator) with the DCO clock edge count (i.e., R V (k) from the variable phase accumulator) in order to arrive at the phase error correction.
- the FCW input to the reference accumulator RPA is used to establish the operating frequency of the desired channel and it is expressed in a fixed-point format such that 1 LSB of its integer part corresponds to the reference frequency f R .
- FCW could also be viewed as a desired frequency division ratio
- FCW indicates the real-valued count of the DCO clock cycle periods T V per cycle T R of the reference clock.
- a non-linear differential term could be added to the phase-domain ADPLL synthesizer of FIG. 32 . Due to its noise-enhancement property, the differential term has to be filtered in a non-linear manner. This could be accomplished by a differential gain controller including a thresholder circuit 331 (shown in FIG. 33 ) that senses the phase error difference 335 between the current and previous samples (obtained from a subtractor that combines those samples) and activates a DCO correction for large phase error steps.
- the differential term is useful to handle situations in which an occasional rapid frequency perturbation occurs during the regular tracking operation when the PLL loop is settled and normally slower in response.
- the threshold can be set high enough to avoid being triggered by the expected distribution of thermal and flicker noise.
- the aforementioned sudden changes in the oscillating frequency might be due to, for example, a sudden supply voltage drop when the integrated digital baseband starts a new activity. Relying on the proportional loop gain term to handle the sudden perturbation would normally require a relatively long time due to the narrow loop bandwidth.
- the new phase error can be qualified for a number of clock cycles.
- FIG. 33A diagrammatically illustrates exemplary embodiments of an all-digital frequency synthesizer including a differential gain controller according to the present invention.
- the aforementioned phase error difference 335 is input to a comparator 181 , along with a predetermined threshold value. If the phase error difference at 335 exceeds the threshold value, the comparator 181 activates a signal 184 which enables a counter 183 and an averager 182 , both of which are clocked by CKR.
- the averager computes a running average of the sequence of phase error difference values that occur while the enable signal 184 is active.
- the counter 183 counts the number of CKR cycles which occur while the enable signal 184 is active.
- the counter 183 activates its output 185 , which is coupled to an input of an AND gate 65 .
- the other input of AND gate 65 is coupled to an output 186 of the averager 182 .
- the output 186 provides a digital signal indicative of the current running average calculated by the averager 182 .
- the output 185 of counter 183 thus qualifies the averager output at AND gate 65 .
- the counter 183 can be designed to qualify the averager output 186 only after the phase error difference 335 exceeds the threshold for a predetermined number of CKR cycles (e.g. 4 or 5 cycles).
- phase error perturbations which might not necessarily indicate a consistent change in the oscillating frequency
- the averager output 186 is qualified at AND gate 65 , whose output 66 is subtracted at 187 from the output 55 of the loop gain multiplier 321 (see also FIG. 33 ).
- the result of the subtraction is input to the DCO gain normalization multiplier 51 .
- the threshold value of FIG. 33A can be determined, for example, empirically, based on experimentation and/or simulations under expected operating conditions and in view of desired performance.
- the averager is omitted, as shown by broken line in FIG. 33A .
- both the counter and averager are omitted, as shown by broken and chain lines in FIG. 33A .
- the output 66 of AND gate 65 in FIG. 33A can be used to access a new_alpha value from a lookup table 191 .
- This new_alpha value is provided directly to the loop gain multiplier 321 (see also FIG. 33 ).
- This new_alpha value replaces the existing alpha value of the loop gain multiplier 321 , thereby addressing the detected phase error perturbation.
- FIG. 33C diagrammatically illustrates further exemplary embodiments of an all-digital frequency synthesizer including a differential gain controller according to the invention.
- the embodiments of FIG. 33C can produce the same phase error difference 335 as is produced by the embodiments of FIG. 33 , if the selectors at 31 and 32 are controlled to select their upper inputs and the selector 39 is controlled to select its lower input 33 . If the flip-flop 3301 inserts a single CKR clock cycle delay, the subtractor at 3300 produces at 3310 the aforementioned phase error difference signal 335 of FIG. 33 .
- FIG. 33C provide a latching function at 39 and 3301 .
- the selector 39 selects its upper input, thereby cooperating with the flip-flop 3301 to latch the last phase error value received at 33 .
- the latch signal 3302 is driven by an OR gate 34 whose inputs are driven by respective output signals 35 and 36 of a comparator 38 .
- One input of the comparator 38 is driven by the output 3310 of subtractor 3300 , and the comparator 38 also receives a positive threshold value TH P and a negative threshold value TH N .
- the output signal 35 of the comparator 38 is activated when the output 3310 of subtractor 3300 is less than the negative threshold, and the output signal 36 of comparator 38 is activated when the output 3310 of subtractor 3300 is greater than the positive threshold.
- the latch signal 3302 is activated when either of the comparator output signals 35 or 36 is activated.
- the latch signal 3302 also enables counter 183 , which counts the number of CKR cycles that occur while the latch signal 3302 is active. If the counter 183 counts a predetermined number of CKR cycles while the latch signal 3302 is active, then the counter 183 activates its output 185 , which is coupled to an input of AND gate 65 , whose other input is driven by the output 3310 of subtractor 3300 . The output 185 of counter 183 thus qualifies the signal 3310 at AND gate 65 .
- the output 66 of AND gate 65 can be subtracted at 187 from the output 55 of the loop gain multiplier 321 (see also FIG. 33 ) or, in other embodiments, the output 66 can be applied to the look-up table 191 of FIG. 33B .
- the gain controller of FIG. 33C also includes averagers AVG which can be selected by selectors 31 and 32 such that the input 33 of selector 39 and the input 3312 of subtractor 3300 can be driven by digital values which are average values of the phase error over a desired period of time.
- the average value provided at 3311 will be delayed relative to the average value provided at 3312 by at least one CKR cycle.
- the amount of time by which the value at the 3311 is delayed relative to the value at 3312 is determined by the behavior of the latch signal 3302 .
- FIG. 33D diagrammatically illustrates further exemplary embodiments of a differential gain controller according to the invention, including an override feature that permits smaller frequency perturbations to be addressed.
- the select signal 3350 of FIG. 33D can be driven active, thereby permitting the latch signal at the select input of selector 39 in FIG. 33C to be driven from an override control input (via selector 3303 ), rather than from the output 3302 of the OR gate 34 .
- the positive and negative threshold values TH P and TH N of FIG. 33C should be reduced enough to permit detection of, and appropriate response to, smaller frequency perturbations.
- the select signal 3350 When the select signal 3350 is active in FIG. 33D , the negating input of subtractor 187 (see FIGS. 33 and 33A ), or the input of look-up table 191 (see FIG. 33B ) in other embodiments, is driven by logic zero rather than by the output 66 of AND gate 65 . Also when the select signal is active, the output 3302 of OR gate 34 is qualified at AND gate 3304 , thereby permitting the output of OR gate 34 to control a selector (look-up table) 3305 . Activation of the select signal 3350 also controls selector 3306 to pass the output from 3305 to the proportional loop gain multiplier 321 (see also FIGS. 33 and 33B ). If either of the signals 35 and 36 of FIG.
- the output 3302 of OR gate 34 drives the latch signal at the select input of selector 39 in FIG. 33C , but is no longer qualified at 3304 . Also with the select signal inactivated, the output 66 of AND gate 65 is again selected to drive the negating input of subtractor 187 , or the input of the look-up table 191 in other embodiments. Inactivation of the select signal also causes the selector 3306 to pass logic zero to its output.
- the new_alpha signal can be provided to the proportional loop gain multiplier 321 by an OR gate 3307 (shown by broken line in FIG. 33D ), one of whose inputs is driven by the output of the look-up table 191 , and the other of whose inputs is driven by the output of selector 3306 .
- the selector 3307 when the select signal is activated, applies logic zero to the look-up table 191 , which can be programmed, for example, to produce a logic zero output in response to a logic zero input.
- Activation of the select signal also causes the selector 3306 to select the output of look-up table 3305 , so the output of look-up table 3305 is qualified to pass through the OR gate 3307 to the proportional loop gain multiplier 321 .
- the output 66 of AND gate 65 drives the input of the look-up table 191 , and the output of look-up table 191 is applied to the OR gate 3307 , whose other input is driven by a logic zero selected at 3306 when the select signal is inactive. Therefore, the output of the look-up table 191 is qualified at the OR gate 3307 and is therefore provided to the proportional loop gain multiplier 321 .
- inactivation of the select signal in FIG. 33D will cause logic zero to be provided (by selector 3306 ) as new_alpha to the proportional loop gain multiplier 321 .
- the proportional loop gain multiplier 321 can be designed, for example, to ignore a logic zero as its new_alpha input and instead continue using its current value of alpha.
- the inactive select signal 3350 causes selector 3307 to connect the output 66 of AND gate 65 to the inverting input of subtractor 187 .
- the output 66 of the AND gate 65 in any of the above-described embodiments can, in addition to being subtracted from the output 55 of the proportional loop gain multiplier 321 , also be subtracted from the frequency command word FCW to produce a modified frequency command word for input to the reference phase accumulator RPA.
- the DCO gain estimate K DCO can be computed by harnessing the power of the existing phase detection circuitry for the purpose of determining the oscillator frequency deviation ⁇ f V .
- the DCO frequency deviation ⁇ f V can be calculated by observing the phase error difference ⁇ E (expressed as a fraction of the DCO clock period) in the observation interval of the phase detector update, which is normally equal to the frequency reference clock period T R . Equation 44 can be written as:
- Equation 48 can be plugged into Equation 19 to provide an estimated DCO gain.
- K DCO ⁇ ( f v , OTW ) ⁇ ⁇ ⁇ ⁇ E ⁇ ⁇ f R ⁇ ⁇ ( OTW ) ( 49 )
- Equation 49 theoretically allows calculation of the local value, i.e., for a given DCO input OTW, of the oscillator gain K DCO by observing the phase detector output ⁇ E that occurs in response to the ⁇ (OTW) input perturbation at the previous reference clock cycle.
- the reference frequency f R is the system parameter which is, for all practical purposes, known exactly.
- K ⁇ DCO ⁇ ( f v , ⁇ OTW ) ⁇ E ⁇ ⁇ ⁇ f R ⁇ ⁇ ( OTW ) ( 51 )
- Equation 49 can be used now with the normal loop updates (unlike the general case) for an arbitrary number of FREF clock cycles. At the end of the measurement, the final ⁇ E and ⁇ OTW values are used. The loop itself provides the averaging and frequency quantization reduction.
- FCW ( k ) FCW channel ( k )+ FCW data ( k ) (52) where k is the aforementioned discrete-time index associated with FREF.
- FCW ⁇ ( k ) f v ⁇ ( k ) f R ( 53 )
- the exemplary structure in FIG. 35 can be used.
- a y(k) direct path feed is combined with the output of the ⁇ loop gain multiplier to directly modulate the DCO frequency in a feed-forward manner such that the loop dynamics are effectively removed from the modulating transmit path.
- FIG. 36 shows how the direct oscillator modulation with the PLL loop compensation scheme of FIG. 35 could be applied to a general digital PLL structure.
- the direct modulation structure is inserted somewhere between the loop filter and the oscillator. Gain of the direct modulating path from y(k) to the oscillator input should be
- the estimation of K DCO (first mentioned above with respect to Equation 17) can be conveniently and just-in-time calculated at the beginning of every packet.
- the gain K DCO could be estimated as the ratio of the forced oscillating frequency deviation ⁇ f V to the observed steady-state change in the oscillator tuning word ⁇ (OTW):
- K ⁇ DCO ⁇ ( fv ) ⁇ ⁇ ⁇ f v ⁇ ⁇ ( OTW ) ( 54 )
- K DCO ⁇ ( f ) ⁇ ⁇ ⁇ f max ⁇ ⁇ ( OTW ) max ( 56 )
- FIG. 38 illustrates DCO gain estimation by measuring the tuning word change in response to a fixed frequency jump. If the K DCO gain is estimated correctly to start with, the precise frequency shift will be accomplished in one step, as shown in FIG. 38 . However, if the K DCO is not estimated accurately (i.e., ⁇ circumflex over (K) ⁇ DCO ⁇ K DCO ), then the first frequency jump step will be off target by
- K DCO K ⁇ DCO - 1 so a number of clock cycles will be needed to correct the estimation error through the normal PLL loop dynamics.
- the K DCO gain can be simply calculated as the ratio of ⁇ f max to the oscillator tuning word difference. To lower the measurement variance, some embodiments average out the tuning inputs before and after the transition, as shown in FIG. 38 .
- FIG. 37 is a simulation plot of exemplary transmit modulation at @2.4 GHz RF output.
- FIG. 37 shows the composite trajectory plot of the instantaneous frequency deviation while illustrating operation of various PLL modes.
- the x-axis is time in units of CKV clocks, where each CKV clock is about 417 ps.
- the y-axis is the frequency deviation from an initial value of 2402 MHz (channel 0) expressed in femptosecond (fs) time units, where 1 fs corresponds to 5.77 kHz.
- the initial starting point in FIG. 37 is the center frequency set to channel zero.
- a “cold start” to channel four at 4 MHz away is initiated.
- the ADPLL operates first in the PVT mode by enabling the PVT oscillator controller (OP of FIG. 13 ). This controller makes very coarse (2.3 MHz) adjustments to the frequency.
- the output of the PVT controller is put on hold and the acquisition oscillator controller (OA of FIG. 13 ) is enabled.
- the acquisition controller quickly brings the frequency near the selected channel in 460 kHz steps.
- the output of the OA controller is put on hold and the integer tracking oscillator controller OTI (see also FIG. 13 ) and fractional tracking oscillator controller OTF (see also FIG.
- the frequency steps are the finest (less than 1 kHz).
- the regular tracking mode completes the channel acquisition and frequency locking.
- the locking process takes altogether 15 ⁇ s with the reference frequency of 13 MHz (about 36 thousand CKV cycles or 196 FREF cycles). Upon reaching this steady state, the data modulation takes place.
- FIG. 39 illustrates exemplary operations for calculating the DCO gain estimate according to the invention.
- N 1 samples of OTW are averaged together at 392 , and the result is stored as OTW 1 at 393 .
- a suitable frequency change is imposed at 394 .
- N 2 samples of OTW are averaged together at 396 to obtain a further averaged OTW result referred to as OTW 2 .
- the frequency change and the average OTW values are used to calculate the K DCO estimate or the K DCO normalization multiplier estimate.
- FIG. 40 diagrammatically illustrates exemplary embodiments of a DCO gain estimator according to the invention.
- the oscillator tuning word OTW is stored in a storage device 1710 during each cycle of CKR.
- a selector 1720 is coupled to the storage device 1710 for selecting therefrom the oscillator tuning words that will be used in the K DCO estimation.
- the selector 1720 provides the selected oscillator tuning words (e.g., N 1 or N 2 samples of OTW) to a calculator 1730 which performs suitable calculations to produce ⁇ (OTW) max .
- the calculator 1730 can produce OTW 1 , OTW 2 and ⁇ (OTW) max (i.e., OTW 2 ⁇ OTW 1 ) based on OTW samples selected by selector 1720 .
- ⁇ f max (or 2 ⁇ f max ) is divided into ⁇ (OTW) max at 1740 to produce the DCO gain estimate ⁇ circumflex over (K) ⁇ DCO .
- the selector 1720 also receives as inputs the data signal y(k) and the clock signal CKR. Data signal y(k) will be changed to cause the frequency to change (by ⁇ f max or 2 ⁇ f max ), and will thereby instruct selector 1720 to begin counting up to W cycles of CKR and to thereafter obtain N 2 samples of OTW (see also FIG. 39 ).
- FIG. 41 shows that exemplary embodiments of the calculator 1730 can include an additive accumulator 400 whose output is applied to a divider 401 for division by N 1 or N 2 , as selected by y(k) at 402 .
- a change in y(k) initiates the desired frequency change, which also signals a switch from N 1 (and OTW 1 ) to N 2 (and OTW 2 ).
- the division result is one of the averages OTW 1 or OTW 2 , and is stored in a respectively corresponding register R 1 or R 2 selected by y(k) at 403 .
- the difference OTW 2 ⁇ OTW 1 i.e., ⁇ (OTW) max
- K DCO estimation observes the behavior of OTW in response to a known frequency change
- other embodiments can perform the K DCO estimation by analogously observing the behavior of NTW or ⁇ E (see also FIG. 38 ) in response to a known frequency change.
- FIG. 43 illustrates further exemplary embodiments of a DCO gain estimator according to the invention.
- the DCO normalizing gain f R / ⁇ circumflex over (K) ⁇ DCO is estimated. All the memory elements (registers) are synchronously reset at the beginning of the operation by asserting the SRST control signal.
- N 1 and N 2 samples of OTW are summed and stored by Accumulator 1 and Accumulator 2 , respectively. It is very convenient to limit N 1 and N 2 to power-of-2 integers, since the division operation simplifies now to a trivial right-bit-shift.
- the difference between the averaged oscillator tuning words, ⁇ (OTW) is multiplied by a constant f R / ⁇ f to arrive at the DCO normalizing gain estimate.
- the currently and previously calculated values of ⁇ circumflex over (K) ⁇ DCO are stored in registers 410 and 420 , respectively, and are proportionately combined, using multipliers 421 and 422 , and adder 433 , to produce a combined ⁇ circumflex over (K) ⁇ DCO (or f R / ⁇ circumflex over (K) ⁇ DCO ) value.
- FIGS. 44 and 45 diagrammatically illustrate examples of a frequency synthesizer such as shown in FIGS. 31-35 incorporated in an RF transmitter ( FIG. 44 ) and a microprocessor or DSP ( FIG. 45 ).
- the external clock can be produced by a crystal oscillator (for example 20 MHz) module.
- the core clock can be in the range of hundreds of MHz up to several GHz.
- the clock frequency controller of FIG. 45 controls the frequency multiplication ratio FCW (integer in some examples).
- the clock frequency controller could, for example, control the frequency synthesizer such that the core clock frequency is adjusted to the expected computational load, which is particularly useful in products such as laptop computers.
- the user interface in FIG. 45 can include, for example, one or more of: a keyboard, keypad, mouse or other tactile interface; a visual interface such as a monitor; and an audio interface such as a microphone or speaker.
- the user application(s) of FIG. 1 could be run, for example, on the microprocessor/DSP of FIG. 45 .
Landscapes
- Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
Abstract
Description
-
- Fast design turn-around cycle using automated CAD tools (VHDL or Verilog hardware-level description language, synthesis, auto-place and auto-route with timing-driven algorithms, parasitic backannotation and postlayout optimization).
- Much lower parameter variability than with analog circuits.
- Ease of testability.
- Lower silicon area and dissipated power that gets better with each CMOS technology advancement (also called a “process node”).
- Excellent chances of first-time silicon success. Commercial analog circuits usually require several design, layout and fabrication iterations to meet marketing requirements.
-
- Lower total silicon area. In a deep-submicron CMOS design, the silicon area is often bond-pad limited. Consequently, it is beneficial to merge various functions onto a single silicon die to maximize the core to bond-pad ratio.
- Lower component count and thus lower packaging cost.
- Power reduction. There is no need to drive large external inter-chip connections.
- Lower printed-circuit board (PCB) area, thus saving the precious “real estate.”
-
- Phase noise performance—as any analog circuits, oscillators are susceptible to noise, which causes adverse affects in the system performance during receive and transmit.
- Discrete spurious noise performance—unwanted frequency components to appear in the oscillator output spectrum.
- Switching speed—very important in modem communications systems which utilize channel and frequency hopping in order to combat various wireless channel impairments (fading, interference, etc.). Since the system switches carrier frequency often (as fast as once every 1.6 ms in B
LUETOOTH ), a fast switching and stable frequency synthesizer is essential for proper operation. Switching speed is also important in a fixed-channel time-division multiple access (TDMA) systems for quick handoff. - Frequency and tuning bandwidth—the frequency range has to cover the operational band and have enough margin for process-voltage-temperature variations.
- Power consumption—important for battery operated mobile communication units.
- Size—important for mass production deployment.
- Integrateability—utilizing the deep-submicron CMOS process technology in order to integrate with digital baseband.
- Cost—no extra cost added to the process. Requires minimal amount of external components (so called “bill of materials”).
- Portability—ability to transfer the design from one application to another and from one process technology node to the next. An important issue in digital VLSI and for intellectual property (IP)-based applications. Designs described in a hardware description language (HDL) are very portable.
where
C k =C 0,k +
C k =C 0,k·2k +
making the total binary-weighted capacitance of size N:
where the superscripts P and A respectively designate PVT calibration mode and acquisition mode NP is the number of PVT-mode varactors, NA is the number of acquisition-mode varactors, ΔCP and ΔCA are the unit capacitance of LSB varactors,
where NT is the number of tracking-mode varactors, ΔCT is the unit switchable capacitance of each varactor and
where ΔCT is the tracking-bank unit switchable capacitance and C is the total effective capacitance. The total tracking-bank frequency deviation is:
f V =f 0+Δf V=f 0 +K DCO ·OTW (17)
where ΔfV is a deviation from a certain center frequency f0. For example, f0 could be one of the mode-adjusted center frequencies (fc P or fc A). ΔfV must be sufficiently small such that the linear approximation is satisfied.
where Δ(OTW) designates a change in the OTW value. Within a limited range, KDCO should be fairly linear with respect to the input OTW, otherwise the DCO gain could be generalized as being also a function of OTW.
N div(z)=·f(z)+(1−z −1)3 E q3(z) (21)
where Eq3 is the quantization noise of the third stage, and it equals the output of the third stage accumulator. The first term is the desired fractional frequency, and the second term represents noise due to fractional division.
outΣΔ =C 1 ·D 3 +C 2·(D 2 −D 3)+C 3·(D−2D 2 +D 3) (22)
Where D≡z−1 is a delay element operation. This equation is easily scaled down to the second or first order ΣΔ by disregarding the third or third and second terms, respectively.
t V =i·T V (23)
t R =k·T R +t 0 (24)
where i=1, 2, . . . and k=1, 2, . . . are the CKV and FREF clock transition index numbers, respectively, and t0 is some initial time offset between the two clocks, which is absorbed into the FREF clock.
The term θV is only defined at CKV transitions and indexed by i. Similarly, θR is only defined at FREF transitions and indexed by k. This results in
θV(i)=i (27)
The normalized transition timestamps θV(i) of the variable clock, CKV could be estimated by accumulating the number of significant (rising or falling) edge clock transitions.
FCW is formally defined as the frequency division ratio of the expected variable frequency to the reference frequency.
The reference frequency fR is usually of excellent long term accuracy, at least as compared to the frequency fV of variable oscillator.
where E(TV)=
FCW=N=N i +N f (33)
θV(k)=k (34)
θR(k)=k·N+θ 0+ε(k) (35)
Unlike ε(k), which represents rounding to the next DCO edge, conventional definition of the phase error represents rounding to the closest DCO edge and is shown as φ(k) in
φE(k)=θR(k)−θV(k)+ε(k) (37)
φE(k)=R R(k)−R V(k)+ε(k) (38)
φE(k)=[R R,i(k)−R V(k)]+[R R,f(k)+ε(k)] (39)
{circumflex over (Δ)}{circumflex over (Δf ν)}=φE·f R (44)
The above estimate increases linearly with the number of reference cycles.
Δf V=φE ·α·f R (47)
Alternatively, FCW indicates the real-valued count of the DCO clock cycle periods TV per cycle TR of the reference clock.
Equation 48 can be plugged into Equation 19 to provide an estimated DCO gain.
Δf ν=φE ·α·f R (50)
FCW(k)=FCW channel(k)+FCW data(k) (52)
where k is the aforementioned discrete-time index associated with FREF.
if y(k) is expressed as the unitless fractional division ratio.
Δf max =m/2·R (55)
where m is the GFSK modulation index and R is the data rate. (For B
so a number of clock cycles will be needed to correct the estimation error through the normal PLL loop dynamics. The KDCO gain can be simply calculated as the ratio of Δfmax to the oscillator tuning word difference. To lower the measurement variance, some embodiments average out the tuning inputs before and after the transition, as shown in
Claims (39)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/306,655 US7483508B2 (en) | 2001-11-27 | 2002-11-27 | All-digital frequency synthesis with non-linear differential term for handling frequency perturbations |
Applications Claiming Priority (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US33314401P | 2001-11-27 | 2001-11-27 | |
US33316901P | 2001-11-27 | 2001-11-27 | |
US33311501P | 2001-11-27 | 2001-11-27 | |
US34384601P | 2001-12-28 | 2001-12-28 | |
US34383701P | 2001-12-28 | 2001-12-28 | |
US34430501P | 2001-12-28 | 2001-12-28 | |
US38629002P | 2002-06-05 | 2002-06-05 | |
US10/306,655 US7483508B2 (en) | 2001-11-27 | 2002-11-27 | All-digital frequency synthesis with non-linear differential term for handling frequency perturbations |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030141936A1 US20030141936A1 (en) | 2003-07-31 |
US7483508B2 true US7483508B2 (en) | 2009-01-27 |
Family
ID=27618004
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/306,655 Active 2025-01-30 US7483508B2 (en) | 2001-11-27 | 2002-11-27 | All-digital frequency synthesis with non-linear differential term for handling frequency perturbations |
Country Status (1)
Country | Link |
---|---|
US (1) | US7483508B2 (en) |
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080157881A1 (en) * | 2006-12-27 | 2008-07-03 | Paul Wilkinson Dent | Digitally Controlled Analog Frequency Synthesizer |
US20080267336A1 (en) * | 2007-04-27 | 2008-10-30 | Okamoto Ikko | Synchronizing circuit and controlling method thereof |
US20090066431A1 (en) * | 2007-09-11 | 2009-03-12 | Samsung Electro-Mechanics Co., Ltd. | Wide-band voltage controlled oscillator |
US20090195277A1 (en) * | 2008-02-06 | 2009-08-06 | Renesas Technology Corp. | Semiconductor integrated circuit |
US20100141314A1 (en) * | 2008-12-09 | 2010-06-10 | Sunplus Technology Co., Ltd. | All digital phase locked loop circuit |
US7816959B1 (en) * | 2009-02-23 | 2010-10-19 | Integrated Device Technology, Inc. | Clock circuit for reducing long term jitter |
US20100283654A1 (en) * | 2007-06-22 | 2010-11-11 | Texas Instruments Incorporated | Digital phase locked loop with dithering |
US20110143689A1 (en) * | 2009-12-15 | 2011-06-16 | Qualcomm Incorporated | Signal decimation techniques |
US20110234326A1 (en) * | 2010-03-25 | 2011-09-29 | Kabushiki Kaisha Toshiba | Digitally controlled oscillator and oscillation method for the same |
US20120139592A1 (en) * | 2010-12-07 | 2012-06-07 | Qualcomm Incorporated | Method and Apparatus for Frequency Synthesizing |
US8294501B1 (en) * | 2011-02-25 | 2012-10-23 | Smsc Holdings S.A.R.L. | Multiphase clock generation and calibration |
US8358159B1 (en) * | 2011-03-10 | 2013-01-22 | Applied Micro Circuits Corporation | Adaptive phase-locked loop (PLL) multi-band calibration |
US20130058389A1 (en) * | 2011-03-02 | 2013-03-07 | Tzu-Li Hung | Signal transmitter and signal transmitting method for transmitting specific data bit with different predetermined voltage levels |
US20130106523A1 (en) * | 2011-11-02 | 2013-05-02 | Nihon Dempa Kogyo Co., Ltd. | Oscillator |
US8536916B1 (en) * | 2011-09-12 | 2013-09-17 | Entropic Communications, Inc. | Digitally controlled oscillator with thermometer sigma delta encoded frequency control word |
US8723613B2 (en) | 2009-03-11 | 2014-05-13 | Qualcomm Incorporated | Wideband phase modulator |
US8766838B2 (en) | 2012-07-16 | 2014-07-01 | Mediatek Singapore Pte. Ltd. | Method and apparatus for performing modulation of a radio frequency signal |
US9000858B2 (en) | 2012-04-25 | 2015-04-07 | Qualcomm Incorporated | Ultra-wide band frequency modulator |
US20180109370A1 (en) * | 2016-04-21 | 2018-04-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Automatic detection of change in pll locking trend |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004005547A1 (en) * | 2004-02-04 | 2005-09-08 | Infineon Technologies Ag | Arrangement with capacity that can be switched on and off and method for switching on and off a capacity |
US7038527B2 (en) * | 2004-02-25 | 2006-05-02 | Analog Devices, Inc. | MOS varactor for LC VCOs |
JP2007531404A (en) * | 2004-03-22 | 2007-11-01 | モビウス マイクロシステムズ,インク. | Monolithic clock generator and timing / frequency reference |
US7929637B2 (en) * | 2004-06-04 | 2011-04-19 | Texas Instruments Incorporated | Method and apparatus for digital amplitude and phase modulation |
US8411793B2 (en) * | 2004-08-27 | 2013-04-02 | Texas Instruments Incorporated | Digital amplitude modulation |
US7336134B1 (en) * | 2004-06-25 | 2008-02-26 | Rf Micro Devices, Inc. | Digitally controlled oscillator |
CN1993951B (en) * | 2004-07-29 | 2010-08-11 | Nxp股份有限公司 | Enhanced bit mapping for digital interface of a wireless communication equipment in multi-time slot and multi-mode operation |
US7716511B2 (en) * | 2006-03-08 | 2010-05-11 | Freescale Semiconductor, Inc. | Dynamic timing adjustment in a circuit device |
DE102006011285B4 (en) * | 2006-03-10 | 2019-09-05 | Intel Deutschland Gmbh | Oscillating circuit arrangement with digital control, method for generating a vibration signal and digital phase locked loop with the resonant circuit arrangement |
TW200744321A (en) * | 2006-05-24 | 2007-12-01 | Novatek Microelectronics Corp | Phase lock loop and the digital control oscillator thereof |
US7425874B2 (en) * | 2006-06-30 | 2008-09-16 | Texas Instruments Incorporated | All-digital phase-locked loop for a digital pulse-width modulator |
FR2912572A1 (en) | 2007-02-08 | 2008-08-15 | St Microelectronics Sa | METHOD FOR ADDING RANDOM NOISE IN A TIME-DIGITAL CONVERTER CIRCUIT AND CIRCUITS FOR CARRYING OUT THE METHOD |
US8830001B2 (en) * | 2007-06-22 | 2014-09-09 | Texas Instruments Incorporated | Low power all digital PLL architecture |
US8193866B2 (en) * | 2007-10-16 | 2012-06-05 | Mediatek Inc. | All-digital phase-locked loop |
US20100102859A1 (en) * | 2008-10-29 | 2010-04-29 | Texas Instruments Incorporated | Lc voltage controlled oscillator tank with linearized frequency control |
US20100290261A1 (en) * | 2009-05-17 | 2010-11-18 | CapTech Development Corporation | Machine, Computer Program Product And Method For Implementing An Improved Efficiency And Reduced Harmonic Distortion Inverter |
JP5159704B2 (en) * | 2009-05-25 | 2013-03-13 | 古野電気株式会社 | Reference frequency generator |
WO2011001652A1 (en) | 2009-07-02 | 2011-01-06 | 三洋電機株式会社 | Pll circuit, and radio communication device equipped therewith |
US8344772B2 (en) * | 2009-12-18 | 2013-01-01 | Electronics And Telecommunications Research Institute | Time-to-digital converter and all digital phase-locked loop including the same |
US8154350B2 (en) * | 2010-03-17 | 2012-04-10 | Texas Instruments Incorporated | PLL with continuous and bang-bang feedback controls |
US8130047B2 (en) | 2010-04-30 | 2012-03-06 | Texas Instruments Incorporated | Open loop coarse tuning for a PLL |
KR101695311B1 (en) | 2010-12-23 | 2017-01-11 | 한국전자통신연구원 | Fractional digital pll with analog phase error compensation apparatus |
GB2489002A (en) * | 2011-03-14 | 2012-09-19 | Nujira Ltd | Delay adjustment to reduce distortion in an envelope tracking transmitter |
US8779867B2 (en) * | 2011-10-26 | 2014-07-15 | Intel Mobile Communications GmbH | Split varactor array with improved matching and varactor switching scheme |
KR101797625B1 (en) | 2012-02-16 | 2017-11-15 | 한국전자통신연구원 | Low-power high-resolution time-to -digital converter |
US20150372805A1 (en) * | 2014-06-23 | 2015-12-24 | Qualcomm Incorporated | Asynchronous pulse modulation for threshold-based signal coding |
US10481187B2 (en) | 2014-12-31 | 2019-11-19 | Texas Instruments Incorporated | Frequency synthesizer output cycle counter including ring encoder |
US10727848B2 (en) | 2015-07-08 | 2020-07-28 | Analog Devices Global | Phase-locked loop having a multi-band oscillator and method for calibrating same |
US20170358691A1 (en) * | 2016-06-14 | 2017-12-14 | Globalfoundries Inc. | Reconfigurable MOS Varactor |
US9923710B2 (en) * | 2016-06-15 | 2018-03-20 | Silicon Laboratories Inc. | Digital oversampling clock and data recovery circuit |
US10295580B2 (en) | 2016-10-03 | 2019-05-21 | Analog Devices Global | On-chip measurement for phase-locked loop |
US10659057B2 (en) * | 2017-08-23 | 2020-05-19 | Taiwan Semiconductor Manufacturing Company Limited | Compensation technique for the nonlinear behavior of digitally-controlled oscillator (DCO) gain |
WO2019116647A1 (en) * | 2017-12-11 | 2019-06-20 | ソニーセミコンダクタソリューションズ株式会社 | Semiconductor device and wireless communication device |
US10491226B1 (en) * | 2018-12-27 | 2019-11-26 | Audiowise Technology Inc. | Method, processing circuit, and wireless communication device capable of tuning current provided for DCO to lower current level as far as possible |
CN117501628A (en) * | 2021-06-14 | 2024-02-02 | 北欧半导体公司 | Quick locking all-digital phase-locked loop and application thereof |
US11979163B2 (en) * | 2022-10-03 | 2024-05-07 | Western Digital Technologies, Inc. | Oversampled phase lock loop in a read channel |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4213129A (en) * | 1978-11-13 | 1980-07-15 | Motorola, Inc. | Delay stabilizing system |
US4471299A (en) * | 1980-07-04 | 1984-09-11 | Itt Industries, Inc. | Circuit for digital phase difference measuring and synchronizing between pulse trains |
US4568888A (en) * | 1983-11-08 | 1986-02-04 | Trw Inc. | PLL Fast frequency synthesizer with memories for coarse tuning and loop gain correction |
US4851848A (en) * | 1988-02-01 | 1989-07-25 | The United States Of America As Represented By The Secretary Of The Navy | Frequency agile synthetic aperture radar |
US5181115A (en) * | 1990-06-30 | 1993-01-19 | Deutsche Itt Industries Gmbh | Digital phase-locked loop |
US5339050A (en) * | 1993-04-27 | 1994-08-16 | National Semiconductor Corp. | Frequency synthesizing phase lock loop with unvarying loop parameters |
US5381116A (en) * | 1993-12-13 | 1995-01-10 | Motorola, Inc. | Method and apparatus for performing frequency tracking in an all digital phase lock loop |
US5859816A (en) * | 1996-04-22 | 1999-01-12 | Kabushiki Kaisha Toshiba | Tracking error signal generating circuit |
US20020034932A1 (en) * | 1998-05-29 | 2002-03-21 | Silicon Laboratories, Inc. | Method and apparatus for generating a variable capacitance for synthesizing high-frequency signals for wireless communications |
US6366622B1 (en) * | 1998-12-18 | 2002-04-02 | Silicon Wave, Inc. | Apparatus and method for wireless communications |
US6549765B2 (en) * | 1998-05-29 | 2003-04-15 | Silicon Laboratories, Inc. | Phase locked loop circuitry for synthesizing high-frequency signals and associated method |
US6680653B2 (en) * | 2000-09-29 | 2004-01-20 | Skyworks Solutions, Inc. | VCO tuning curve compensated charge pump current synthesizer |
US6993314B2 (en) * | 1998-05-29 | 2006-01-31 | Silicon Laboratories Inc. | Apparatus for generating multiple radio frequencies in communication circuitry and associated methods |
-
2002
- 2002-11-27 US US10/306,655 patent/US7483508B2/en active Active
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4213129A (en) * | 1978-11-13 | 1980-07-15 | Motorola, Inc. | Delay stabilizing system |
US4471299A (en) * | 1980-07-04 | 1984-09-11 | Itt Industries, Inc. | Circuit for digital phase difference measuring and synchronizing between pulse trains |
US4568888A (en) * | 1983-11-08 | 1986-02-04 | Trw Inc. | PLL Fast frequency synthesizer with memories for coarse tuning and loop gain correction |
US4851848A (en) * | 1988-02-01 | 1989-07-25 | The United States Of America As Represented By The Secretary Of The Navy | Frequency agile synthetic aperture radar |
US5181115A (en) * | 1990-06-30 | 1993-01-19 | Deutsche Itt Industries Gmbh | Digital phase-locked loop |
US5339050A (en) * | 1993-04-27 | 1994-08-16 | National Semiconductor Corp. | Frequency synthesizing phase lock loop with unvarying loop parameters |
US5381116A (en) * | 1993-12-13 | 1995-01-10 | Motorola, Inc. | Method and apparatus for performing frequency tracking in an all digital phase lock loop |
US5859816A (en) * | 1996-04-22 | 1999-01-12 | Kabushiki Kaisha Toshiba | Tracking error signal generating circuit |
US20020034932A1 (en) * | 1998-05-29 | 2002-03-21 | Silicon Laboratories, Inc. | Method and apparatus for generating a variable capacitance for synthesizing high-frequency signals for wireless communications |
US6549765B2 (en) * | 1998-05-29 | 2003-04-15 | Silicon Laboratories, Inc. | Phase locked loop circuitry for synthesizing high-frequency signals and associated method |
US6993314B2 (en) * | 1998-05-29 | 2006-01-31 | Silicon Laboratories Inc. | Apparatus for generating multiple radio frequencies in communication circuitry and associated methods |
US6366622B1 (en) * | 1998-12-18 | 2002-04-02 | Silicon Wave, Inc. | Apparatus and method for wireless communications |
US6680653B2 (en) * | 2000-09-29 | 2004-01-20 | Skyworks Solutions, Inc. | VCO tuning curve compensated charge pump current synthesizer |
Non-Patent Citations (5)
Title |
---|
"All-Digital Frequency Synthesis with Capacitive Re-introduction of Dithered Tuning Information", U.S. Appl. No. 10/301,895, filed Nov. 22, 2002. |
"All-Digital Frequency Synthesis with DCO Gain Calculation", U.S. Appl. No. 10/302,029, filed Nov. 22, 2002. |
"Digital Fractional Phase Detector", U.S. Appl. No. 09/608,317, filed Jun. 30, 2000. |
"Digital Phase-Domain PLL Frequency Synthesizer", U.S. Appl. No. 09/603,023, filed Jul. 26, 2000. |
"Digitally-Controlled L-C Oscillator", U.S. Appl. No. 09/679,793, filed Oct. 5, 2000. |
Cited By (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080157881A1 (en) * | 2006-12-27 | 2008-07-03 | Paul Wilkinson Dent | Digitally Controlled Analog Frequency Synthesizer |
US7570123B2 (en) * | 2006-12-27 | 2009-08-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Digitally controlled analog frequency synthesizer |
US20080267336A1 (en) * | 2007-04-27 | 2008-10-30 | Okamoto Ikko | Synchronizing circuit and controlling method thereof |
US8155257B2 (en) * | 2007-04-27 | 2012-04-10 | Sony Corporation | Synchronizing circuit and controlling method thereof |
US20100283654A1 (en) * | 2007-06-22 | 2010-11-11 | Texas Instruments Incorporated | Digital phase locked loop with dithering |
US7920081B2 (en) * | 2007-06-22 | 2011-04-05 | Texas Instruments Incorporated | Digital phase locked loop with dithering |
US7800458B2 (en) * | 2007-09-11 | 2010-09-21 | Samsung Electro-Mechanics Co., Ltd. | Wide-band voltage controlled oscillator |
US20090066431A1 (en) * | 2007-09-11 | 2009-03-12 | Samsung Electro-Mechanics Co., Ltd. | Wide-band voltage controlled oscillator |
US20090195277A1 (en) * | 2008-02-06 | 2009-08-06 | Renesas Technology Corp. | Semiconductor integrated circuit |
US7786776B2 (en) * | 2008-02-06 | 2010-08-31 | Renesas Technology Corp. | Semiconductor integrated circuit |
US20110115569A1 (en) * | 2008-02-06 | 2011-05-19 | Renesas Electronics Corporation | Semiconductor integrated circuit |
US20100295585A1 (en) * | 2008-02-06 | 2010-11-25 | Renesas Technology Corp. | Semiconductor integrated circuit |
US7888981B2 (en) * | 2008-02-06 | 2011-02-15 | Renesas Electronics Corporation | Semiconductor integrated circuit |
US20100141314A1 (en) * | 2008-12-09 | 2010-06-10 | Sunplus Technology Co., Ltd. | All digital phase locked loop circuit |
US7940097B2 (en) * | 2008-12-09 | 2011-05-10 | Sunplus Technology Co., Ltd. | All digital phase locked loop circuit |
US7816959B1 (en) * | 2009-02-23 | 2010-10-19 | Integrated Device Technology, Inc. | Clock circuit for reducing long term jitter |
US8723613B2 (en) | 2009-03-11 | 2014-05-13 | Qualcomm Incorporated | Wideband phase modulator |
US20110143689A1 (en) * | 2009-12-15 | 2011-06-16 | Qualcomm Incorporated | Signal decimation techniques |
US8588720B2 (en) | 2009-12-15 | 2013-11-19 | Qualcomm Incorproated | Signal decimation techniques |
US20110234326A1 (en) * | 2010-03-25 | 2011-09-29 | Kabushiki Kaisha Toshiba | Digitally controlled oscillator and oscillation method for the same |
US8237512B2 (en) * | 2010-03-25 | 2012-08-07 | Kabushiki Kaisha Toshiba | Digitally controlled oscillator and oscillation method for the same |
US20120139592A1 (en) * | 2010-12-07 | 2012-06-07 | Qualcomm Incorporated | Method and Apparatus for Frequency Synthesizing |
US8294501B1 (en) * | 2011-02-25 | 2012-10-23 | Smsc Holdings S.A.R.L. | Multiphase clock generation and calibration |
US20130058389A1 (en) * | 2011-03-02 | 2013-03-07 | Tzu-Li Hung | Signal transmitter and signal transmitting method for transmitting specific data bit with different predetermined voltage levels |
US8855178B2 (en) * | 2011-03-02 | 2014-10-07 | Mediatek Inc. | Signal transmitter and signal transmitting method for transmitting specific data bit with different predetermined voltage levels |
US8358159B1 (en) * | 2011-03-10 | 2013-01-22 | Applied Micro Circuits Corporation | Adaptive phase-locked loop (PLL) multi-band calibration |
US8907708B2 (en) * | 2011-09-12 | 2014-12-09 | Entropic Communications, Inc. | Digitally controlled oscillator with thermometer sigma delta encoded frequency control word |
US8536916B1 (en) * | 2011-09-12 | 2013-09-17 | Entropic Communications, Inc. | Digitally controlled oscillator with thermometer sigma delta encoded frequency control word |
US20140084978A1 (en) * | 2011-09-12 | 2014-03-27 | Entropic Communications, Inc. | Digitally Controlled Oscillator with Thermometer Sigma Delta Encoded Frequency Control Word |
TWI551034B (en) * | 2011-11-02 | 2016-09-21 | 日本電波工業股份有限公司 | Oscillator |
US8674780B2 (en) * | 2011-11-02 | 2014-03-18 | Nihon Dempa Kogyo Co., Ltd. | Oscillator with frequency adjustment |
CN103095290A (en) * | 2011-11-02 | 2013-05-08 | 日本电波工业株式会社 | Oscillator |
US20130106523A1 (en) * | 2011-11-02 | 2013-05-02 | Nihon Dempa Kogyo Co., Ltd. | Oscillator |
US9000858B2 (en) | 2012-04-25 | 2015-04-07 | Qualcomm Incorporated | Ultra-wide band frequency modulator |
US8766838B2 (en) | 2012-07-16 | 2014-07-01 | Mediatek Singapore Pte. Ltd. | Method and apparatus for performing modulation of a radio frequency signal |
US20180109370A1 (en) * | 2016-04-21 | 2018-04-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Automatic detection of change in pll locking trend |
US10090994B2 (en) * | 2016-04-21 | 2018-10-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Automatic detection of change in PLL locking trend |
US10439794B2 (en) * | 2016-04-21 | 2019-10-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Automatic detection of change in PLL locking trend |
US10644869B2 (en) * | 2016-04-21 | 2020-05-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Automatic detection of change in PLL locking trend |
Also Published As
Publication number | Publication date |
---|---|
US20030141936A1 (en) | 2003-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7483508B2 (en) | All-digital frequency synthesis with non-linear differential term for handling frequency perturbations | |
US8559579B2 (en) | All-digital frequency synthesis with DCO gain calculation | |
US7046098B2 (en) | All-digital frequency synthesis with capacitive re-introduction of dithered tuning information | |
Staszewski et al. | All-digital frequency synthesizer in deep-submicron CMOS | |
US7205924B2 (en) | Circuit for high-resolution phase detection in a digital RF processor | |
US10831159B2 (en) | Apparatus for time-to-digital converters and associated methods | |
Tierno et al. | A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 nm SOI | |
US7482883B2 (en) | Gain normalization of a digitally controlled oscillator in an all digital phase locked loop based transmitter | |
US11817868B2 (en) | Apparatus for digital frequency synthesizer with sigma-delta modulator and associated methods | |
US8294525B2 (en) | Technique for linearizing the voltage-to-frequency response of a VCO | |
US10763869B2 (en) | Apparatus for digital frequency synthesizers and associated methods | |
US20070047689A1 (en) | Phase locked loop apparatus with adjustable phase shift | |
JP5347534B2 (en) | Phase comparator, PLL circuit, and phase comparator control method | |
Xu et al. | A 3.6 GHz low-noise fractional-N digital PLL using SAR-ADC-based TDC | |
Drago et al. | A 200 μA duty-cycled PLL for wireless sensor nodes in 65 nm CMOS | |
JP2002076886A (en) | Digital fractional phase detector | |
Lee et al. | A 4-GHz all digital PLL with low-power TDC and phase-error compensation | |
Kundu et al. | A self-calibrated 2-bit time-period comparator-based synthesized fractional-N MDLL in 22-nm FinFET CMOS | |
Wang et al. | A digital to time converter with fully digital calibration scheme for ultra-low power ADPLL in 40 nm CMOS | |
Hanumolu et al. | Digitally-enhanced phase-locking circuits | |
EP1351397A2 (en) | All-digital frequency synthesis with capacitive re-introduction of dithered tuning information | |
Chang et al. | A phase-locked loop with background leakage current compensation | |
Dutta et al. | Exploring the Landscape of Phase-Locked Loop Architectures: A Comprehensive Review | |
Wallberg | c12) United States Patent | |
Staszewski et al. | c12) Patent Application Publication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:STASZEWSKI, ROBERT B.;LEIPOLD, DIRK;REEL/FRAME:013945/0118 Effective date: 20030121 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |