TWI378466B - Spatially distributed amplifier circuit and method for operating the same - Google Patents
Spatially distributed amplifier circuit and method for operating the same Download PDFInfo
- Publication number
- TWI378466B TWI378466B TW097111716A TW97111716A TWI378466B TW I378466 B TWI378466 B TW I378466B TW 097111716 A TW097111716 A TW 097111716A TW 97111716 A TW97111716 A TW 97111716A TW I378466 B TWI378466 B TW I378466B
- Authority
- TW
- Taiwan
- Prior art keywords
- amplifier
- node
- mode
- memory array
- circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/08—Control thereof
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1069—I/O lines read out arrangements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1096—Write circuits, e.g. I/O line write drivers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
- Amplifiers (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/695,017 US7554406B2 (en) | 2007-03-31 | 2007-03-31 | Spatially distributed amplifier circuit |
| US11/695,015 US7558140B2 (en) | 2007-03-31 | 2007-03-31 | Method for using a spatially distributed amplifier circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200907999A TW200907999A (en) | 2009-02-16 |
| TWI378466B true TWI378466B (en) | 2012-12-01 |
Family
ID=39808716
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW097111716A TWI378466B (en) | 2007-03-31 | 2008-03-31 | Spatially distributed amplifier circuit and method for operating the same |
Country Status (6)
| Country | Link |
|---|---|
| EP (1) | EP2132747B1 (enExample) |
| JP (1) | JP5171934B2 (enExample) |
| KR (1) | KR101459312B1 (enExample) |
| CN (1) | CN101715594B (enExample) |
| TW (1) | TWI378466B (enExample) |
| WO (1) | WO2008121979A1 (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102437824B (zh) * | 2011-12-05 | 2015-03-11 | 北京大学 | 一种直冷式高集成度电荷灵敏前置放大器 |
| CN104240746B (zh) * | 2013-06-24 | 2017-07-28 | 华邦电子股份有限公司 | 读取电路及具有读取电路的记忆装置 |
| WO2019168752A1 (en) * | 2018-02-27 | 2019-09-06 | Micron Technology, Inc | Three dimensional memory devices |
| CN110648706B (zh) * | 2019-09-02 | 2021-03-23 | 中国科学院微电子研究所 | 三维阻变存储器及其读出电路 |
| US11276469B2 (en) | 2020-06-15 | 2022-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | One time programmable memory |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3185248B2 (ja) * | 1991-05-28 | 2001-07-09 | 日本電気株式会社 | センスアンプ回路 |
| US5572474A (en) * | 1995-07-18 | 1996-11-05 | Cypress Semiconductor Corporation | Pseudo-differential sense amplifier |
| US6154064A (en) * | 1998-12-30 | 2000-11-28 | Proebsting; Robert J. | Differential sense amplifier circuit |
| US6321282B1 (en) | 1999-10-19 | 2001-11-20 | Rambus Inc. | Apparatus and method for topography dependent signaling |
| US6396329B1 (en) * | 1999-10-19 | 2002-05-28 | Rambus, Inc | Method and apparatus for receiving high speed signals with low latency |
| JP2001155486A (ja) * | 1999-11-25 | 2001-06-08 | Nec Corp | 半導体スタティックメモリ |
| US6191989B1 (en) * | 2000-03-07 | 2001-02-20 | International Business Machines Corporation | Current sensing amplifier |
| JP3617816B2 (ja) * | 2000-11-29 | 2005-02-09 | シャープ株式会社 | インピーダンス変換装置とそれを備えた表示装置の駆動装置 |
| US7009278B2 (en) * | 2003-11-24 | 2006-03-07 | Sharp Laboratories Of America, Inc. | 3d rram |
| JP4220982B2 (ja) * | 2005-06-08 | 2009-02-04 | 富士通株式会社 | 分布型増幅器 |
-
2008
- 2008-03-31 EP EP08744808.0A patent/EP2132747B1/en not_active Not-in-force
- 2008-03-31 KR KR1020097022690A patent/KR101459312B1/ko active Active
- 2008-03-31 TW TW097111716A patent/TWI378466B/zh not_active IP Right Cessation
- 2008-03-31 JP JP2010501287A patent/JP5171934B2/ja not_active Expired - Fee Related
- 2008-03-31 CN CN200880018235.6A patent/CN101715594B/zh not_active Expired - Fee Related
- 2008-03-31 WO PCT/US2008/058937 patent/WO2008121979A1/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| TW200907999A (en) | 2009-02-16 |
| EP2132747A1 (en) | 2009-12-16 |
| WO2008121979A1 (en) | 2008-10-09 |
| EP2132747B1 (en) | 2013-04-24 |
| KR101459312B1 (ko) | 2014-11-10 |
| JP5171934B2 (ja) | 2013-03-27 |
| CN101715594A (zh) | 2010-05-26 |
| EP2132747A4 (en) | 2011-03-16 |
| JP2010524304A (ja) | 2010-07-15 |
| KR20100016058A (ko) | 2010-02-12 |
| CN101715594B (zh) | 2014-04-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100409363C (zh) | 数据存储器件及其制造方法 | |
| KR101777802B1 (ko) | 스핀 전달 토크 랜덤 엑세스 메모리에 계층적 데이터 경로를 제공하는 방법 및 시스템 | |
| US6185143B1 (en) | Magnetic random access memory (MRAM) device including differential sense amplifiers | |
| KR100505769B1 (ko) | 데이터 판독 참조용 더미셀을 구비한 박막 자성체 기억 장치 | |
| CN1455414B (zh) | 带交叉耦合闩锁读出放大器的电阻交叉点存储单元阵列 | |
| US6504752B2 (en) | Magnetic random access memory | |
| JP4625510B2 (ja) | 半導体記憶装置 | |
| KR100610160B1 (ko) | 더미셀을 갖는 박막자성체 기억장치 | |
| US20040047179A1 (en) | Thin film magnetic memory device executing self-reference type data read | |
| JP4993118B2 (ja) | 半導体記憶装置及び半導体記憶装置の読み出し方法 | |
| JP4986299B2 (ja) | 半導体装置及び半導体装置のタイミング調整方法 | |
| JP2004103174A (ja) | 半導体記憶装置 | |
| TW529024B (en) | Signal amplification circuit and semiconductor memory device including same | |
| TWI398875B (zh) | 具有單端感測放大器之半導體裝置 | |
| CN105070735A (zh) | 三维阻变存储器件及其操作方法 | |
| TWI378466B (en) | Spatially distributed amplifier circuit and method for operating the same | |
| JP2004103060A (ja) | 不揮発性記憶装置 | |
| US7554406B2 (en) | Spatially distributed amplifier circuit | |
| KR101224259B1 (ko) | 고속 감지 증폭기 및 고속 감지 증폭기의 동작 방법 | |
| JP5368266B2 (ja) | 半導体不揮発記憶回路 | |
| US7558140B2 (en) | Method for using a spatially distributed amplifier circuit | |
| JP4227097B2 (ja) | 3入力感度増幅器及び動作方法 | |
| JP2006155846A (ja) | 半導体記憶装置 | |
| JP4245896B2 (ja) | 薄膜磁性体記憶装置 | |
| JP4762720B2 (ja) | 磁気半導体記憶装置の読出し回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |