TWI369684B - Low-power compiler-programmable memory with fast access timing and method and circuit design tool for the same - Google Patents

Low-power compiler-programmable memory with fast access timing and method and circuit design tool for the same

Info

Publication number
TWI369684B
TWI369684B TW093138783A TW93138783A TWI369684B TW I369684 B TWI369684 B TW I369684B TW 093138783 A TW093138783 A TW 093138783A TW 93138783 A TW93138783 A TW 93138783A TW I369684 B TWI369684 B TW I369684B
Authority
TW
Taiwan
Prior art keywords
low
same
circuit design
programmable memory
design tool
Prior art date
Application number
TW093138783A
Other languages
English (en)
Chinese (zh)
Other versions
TW200601337A (en
Inventor
James W Nicholes
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of TW200601337A publication Critical patent/TW200601337A/zh
Application granted granted Critical
Publication of TWI369684B publication Critical patent/TWI369684B/zh

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
    • G11C17/10—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
    • G11C17/12—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/065—Differential amplifiers of latching type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2227—Standby or low power modes
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2281—Timing of a read operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Read Only Memory (AREA)
  • Static Random-Access Memory (AREA)
TW093138783A 2003-12-16 2004-12-14 Low-power compiler-programmable memory with fast access timing and method and circuit design tool for the same TWI369684B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/737,058 US7050354B2 (en) 2003-12-16 2003-12-16 Low-power compiler-programmable memory with fast access timing

Publications (2)

Publication Number Publication Date
TW200601337A TW200601337A (en) 2006-01-01
TWI369684B true TWI369684B (en) 2012-08-01

Family

ID=34654015

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093138783A TWI369684B (en) 2003-12-16 2004-12-14 Low-power compiler-programmable memory with fast access timing and method and circuit design tool for the same

Country Status (7)

Country Link
US (1) US7050354B2 (https=)
EP (1) EP1704570B1 (https=)
JP (1) JP2007514268A (https=)
KR (1) KR101129078B1 (https=)
CN (1) CN1886796B (https=)
TW (1) TWI369684B (https=)
WO (1) WO2005060465A2 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006004514A (ja) * 2004-06-17 2006-01-05 Matsushita Electric Ind Co Ltd 半導体記憶装置
DE102006022867B4 (de) * 2006-05-16 2009-04-02 Infineon Technologies Ag Ausleseschaltung für oder in einem ROM-Speicher und ROM-Speicher
KR101034616B1 (ko) * 2009-11-30 2011-05-12 주식회사 하이닉스반도체 센스앰프 및 반도체 메모리장치
US9910473B2 (en) 2013-03-14 2018-03-06 Silicon Storage Technology, Inc. Power management for a memory device
US9905278B2 (en) * 2015-09-21 2018-02-27 Intel Corporation Memory device including encoded data line-multiplexer
CN109086229B (zh) * 2018-07-17 2020-07-07 京信通信系统（中国）有限公司 器件访问方法、装置、控制器和存储介质

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2637314B2 (ja) * 1991-08-30 1997-08-06 株式会社東芝 不揮発性メモリ回路
ATE133327T1 (de) * 1992-01-16 1996-02-15 Sulzer Medizinaltechnik Ag Zweiteilige hüftgelenkpfanne
US5434822A (en) * 1994-07-07 1995-07-18 Intel Corporation Apparatus and method for adjusting and maintaining a bitline precharge level
JPH08123838A (ja) * 1994-10-21 1996-05-17 Hitachi Ltd Ａｓｉｃメモリおよびそれを用いたマイクロコンピュータ、ならびにメモリ設計方法
US5627788A (en) * 1995-05-05 1997-05-06 Intel Corporation Memory unit with bit line discharger
JP3672633B2 (ja) * 1995-09-07 2005-07-20 株式会社ルネサステクノロジ 半導体メモリ装置
JPH09231783A (ja) * 1996-02-26 1997-09-05 Sharp Corp 半導体記憶装置
JPH09265791A (ja) * 1996-03-28 1997-10-07 Nec Corp 半導体記憶装置
JP3586966B2 (ja) * 1996-04-26 2004-11-10 松下電器産業株式会社 不揮発性半導体記憶装置
US5856949A (en) * 1997-03-07 1999-01-05 Advanced Micro Devices, Inc. Current sense amplifier for RAMs
KR100268420B1 (ko) * 1997-12-31 2000-10-16 윤종용 반도체 메모리 장치 및 그 장치의 독출 방법
JP3116921B2 (ja) * 1998-09-22 2000-12-11 日本電気株式会社 半導体記憶装置
FR2794277B1 (fr) 1999-05-25 2001-08-10 St Microelectronics Sa Memoire morte a faible consommation
EP1094465A1 (de) * 1999-10-20 2001-04-25 Infineon Technologies AG Speichereinrichtung
US6285590B1 (en) * 2000-06-28 2001-09-04 National Semiconductor Corporation Low power consumption semiconductor ROM, EPROM, EEPROM and like circuit
JP2002063794A (ja) * 2000-08-21 2002-02-28 New Japan Radio Co Ltd Ｒｏｍデータ読み出し回路
JP3709132B2 (ja) * 2000-09-20 2005-10-19 シャープ株式会社 不揮発性半導体記憶装置
US6301176B1 (en) * 2000-12-27 2001-10-09 Lsi Logic Corporation Asynchronous memory self time scheme
US6621758B2 (en) * 2001-05-04 2003-09-16 Texas Instruments Incorporated Method for providing a low power read only memory banking methodology with efficient bus muxing
US6430099B1 (en) * 2001-05-11 2002-08-06 Broadcom Corporation Method and apparatus to conditionally precharge a partitioned read-only memory with shared wordlines for low power operation
JP2003228981A (ja) * 2002-02-05 2003-08-15 Toshiba Corp 半導体記憶装置
KR100423894B1 (ko) * 2002-05-09 2004-03-22 삼성전자주식회사 저전압 반도체 메모리 장치
WO2004015713A1 (en) 2002-08-13 2004-02-19 Motorola, Inc., A Corporation Of The State Of Delaware Method and apparatus for reading an integrated circuit memory

Also Published As

Publication number Publication date
WO2005060465A3 (en) 2005-09-09
EP1704570A2 (en) 2006-09-27
EP1704570A4 (en) 2009-05-06
TW200601337A (en) 2006-01-01
JP2007514268A (ja) 2007-05-31
US7050354B2 (en) 2006-05-23
KR101129078B1 (ko) 2012-03-27
KR20060114343A (ko) 2006-11-06
CN1886796A (zh) 2006-12-27
WO2005060465A2 (en) 2005-07-07
EP1704570B1 (en) 2020-01-15
US20050128836A1 (en) 2005-06-16
CN1886796B (zh) 2010-09-01

Similar Documents

Publication Publication Date Title
AU2003223386A8 (en) Low-power high-performance memory cell and related methods
AU2003245588A1 (en) Multiple-mode memory and method for forming same
AU2003241617A1 (en) Memory and access devices
AU157661S (en) An obturator
AU2003294246A8 (en) Circulating stem cells and uses related thereto
AU2003291334A8 (en) Hardware simulation with access restrictions
AU2003246251A1 (en) Magnetic random access memory
GB2399899B (en) Active memory command engine and method
KR20050040160A (en) Capacitor, memory device provided with the same and method for manufacturing thereof
AU2003296420A8 (en) Memory device and method having low-power, high write latency mode and high-power, low write latency mode and/or independently selectable write latency
AU2003232038A1 (en) Memory having a precharge circuit and method therefor
GB2394088B (en) Data output circuit and data output method
GB2391656B (en) Data-protection circuit and method
EP1471643A4 (en) CIRCUIT FOR LOGICAL OPERATIONS AND PROCEDURES FOR LOGICAL OPERATIONS
GB2424503B (en) An active memory device
AU2003216636A8 (en) Method of performing access to a single-port memory device, memory access device, integrated circuit device and method of use of an integrated circuit device
AU2003271116A1 (en) Compiler and logic circuit design method
TWI369684B (en) Low-power compiler-programmable memory with fast access timing and method and circuit design tool for the same
EP1615269A4 (en) MAGNETIC MEMORY CELL, MAGNETIC MEMORY DEVICE, AND METHOD FOR MANUFACTURING MAGNETIC MEMORY DEVICE
AU2002368402A8 (en) Device and method for operating memory components
PL371547A1 (en) Method and arrangement for translating data
AU2003235298A1 (en) Magnetic memory and its operating method
AU2003252713A1 (en) Magnetic random access memory
GB2388691B (en) Memory control chip control method and control circuit
GB2392327B (en) Systems and methods for communicating with memory blocks

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent