KR101129078B1 - 액세스 타이밍이 빠른 저전력 컴파일러-프로그래머블메모리 - Google Patents
액세스 타이밍이 빠른 저전력 컴파일러-프로그래머블메모리 Download PDFInfo
- Publication number
- KR101129078B1 KR101129078B1 KR1020067011812A KR20067011812A KR101129078B1 KR 101129078 B1 KR101129078 B1 KR 101129078B1 KR 1020067011812 A KR1020067011812 A KR 1020067011812A KR 20067011812 A KR20067011812 A KR 20067011812A KR 101129078 B1 KR101129078 B1 KR 101129078B1
- Authority
- KR
- South Korea
- Prior art keywords
- memory
- bit lines
- discharge
- transistors
- memory unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
- G11C17/10—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
- G11C17/12—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/065—Differential amplifiers of latching type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2227—Standby or low power modes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2281—Timing of a read operation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Read Only Memory (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/737,058 US7050354B2 (en) | 2003-12-16 | 2003-12-16 | Low-power compiler-programmable memory with fast access timing |
| US10/737,058 | 2003-12-16 | ||
| PCT/US2004/038027 WO2005060465A2 (en) | 2003-12-16 | 2004-11-15 | Low-power compiler-programmable memory with fast access timing |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20060114343A KR20060114343A (ko) | 2006-11-06 |
| KR101129078B1 true KR101129078B1 (ko) | 2012-03-27 |
Family
ID=34654015
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020067011812A Expired - Lifetime KR101129078B1 (ko) | 2003-12-16 | 2004-11-15 | 액세스 타이밍이 빠른 저전력 컴파일러-프로그래머블메모리 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7050354B2 (https=) |
| EP (1) | EP1704570B1 (https=) |
| JP (1) | JP2007514268A (https=) |
| KR (1) | KR101129078B1 (https=) |
| CN (1) | CN1886796B (https=) |
| TW (1) | TWI369684B (https=) |
| WO (1) | WO2005060465A2 (https=) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006004514A (ja) * | 2004-06-17 | 2006-01-05 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
| DE102006022867B4 (de) * | 2006-05-16 | 2009-04-02 | Infineon Technologies Ag | Ausleseschaltung für oder in einem ROM-Speicher und ROM-Speicher |
| KR101034616B1 (ko) * | 2009-11-30 | 2011-05-12 | 주식회사 하이닉스반도체 | 센스앰프 및 반도체 메모리장치 |
| US9910473B2 (en) | 2013-03-14 | 2018-03-06 | Silicon Storage Technology, Inc. | Power management for a memory device |
| US9905278B2 (en) * | 2015-09-21 | 2018-02-27 | Intel Corporation | Memory device including encoded data line-multiplexer |
| CN109086229B (zh) * | 2018-07-17 | 2020-07-07 | 京信通信系统(中国)有限公司 | 器件访问方法、装置、控制器和存储介质 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6282114B1 (en) * | 1999-05-25 | 2001-08-28 | Stmicroelectronics S.A. | Low consumption ROM |
Family Cites Families (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2637314B2 (ja) * | 1991-08-30 | 1997-08-06 | 株式会社東芝 | 不揮発性メモリ回路 |
| ATE133327T1 (de) * | 1992-01-16 | 1996-02-15 | Sulzer Medizinaltechnik Ag | Zweiteilige hüftgelenkpfanne |
| US5434822A (en) * | 1994-07-07 | 1995-07-18 | Intel Corporation | Apparatus and method for adjusting and maintaining a bitline precharge level |
| JPH08123838A (ja) * | 1994-10-21 | 1996-05-17 | Hitachi Ltd | Asicメモリおよびそれを用いたマイクロコンピュータ、ならびにメモリ設計方法 |
| US5627788A (en) * | 1995-05-05 | 1997-05-06 | Intel Corporation | Memory unit with bit line discharger |
| JP3672633B2 (ja) * | 1995-09-07 | 2005-07-20 | 株式会社ルネサステクノロジ | 半導体メモリ装置 |
| JPH09231783A (ja) * | 1996-02-26 | 1997-09-05 | Sharp Corp | 半導体記憶装置 |
| JPH09265791A (ja) * | 1996-03-28 | 1997-10-07 | Nec Corp | 半導体記憶装置 |
| JP3586966B2 (ja) * | 1996-04-26 | 2004-11-10 | 松下電器産業株式会社 | 不揮発性半導体記憶装置 |
| US5856949A (en) * | 1997-03-07 | 1999-01-05 | Advanced Micro Devices, Inc. | Current sense amplifier for RAMs |
| KR100268420B1 (ko) * | 1997-12-31 | 2000-10-16 | 윤종용 | 반도체 메모리 장치 및 그 장치의 독출 방법 |
| JP3116921B2 (ja) * | 1998-09-22 | 2000-12-11 | 日本電気株式会社 | 半導体記憶装置 |
| EP1094465A1 (de) * | 1999-10-20 | 2001-04-25 | Infineon Technologies AG | Speichereinrichtung |
| US6285590B1 (en) * | 2000-06-28 | 2001-09-04 | National Semiconductor Corporation | Low power consumption semiconductor ROM, EPROM, EEPROM and like circuit |
| JP2002063794A (ja) * | 2000-08-21 | 2002-02-28 | New Japan Radio Co Ltd | Romデータ読み出し回路 |
| JP3709132B2 (ja) * | 2000-09-20 | 2005-10-19 | シャープ株式会社 | 不揮発性半導体記憶装置 |
| US6301176B1 (en) * | 2000-12-27 | 2001-10-09 | Lsi Logic Corporation | Asynchronous memory self time scheme |
| US6621758B2 (en) * | 2001-05-04 | 2003-09-16 | Texas Instruments Incorporated | Method for providing a low power read only memory banking methodology with efficient bus muxing |
| US6430099B1 (en) * | 2001-05-11 | 2002-08-06 | Broadcom Corporation | Method and apparatus to conditionally precharge a partitioned read-only memory with shared wordlines for low power operation |
| JP2003228981A (ja) * | 2002-02-05 | 2003-08-15 | Toshiba Corp | 半導体記憶装置 |
| KR100423894B1 (ko) * | 2002-05-09 | 2004-03-22 | 삼성전자주식회사 | 저전압 반도체 메모리 장치 |
| WO2004015713A1 (en) | 2002-08-13 | 2004-02-19 | Motorola, Inc., A Corporation Of The State Of Delaware | Method and apparatus for reading an integrated circuit memory |
-
2003
- 2003-12-16 US US10/737,058 patent/US7050354B2/en not_active Expired - Lifetime
-
2004
- 2004-11-15 WO PCT/US2004/038027 patent/WO2005060465A2/en not_active Ceased
- 2004-11-15 CN CN2004800353120A patent/CN1886796B/zh not_active Expired - Lifetime
- 2004-11-15 JP JP2006545648A patent/JP2007514268A/ja active Pending
- 2004-11-15 EP EP04801054.0A patent/EP1704570B1/en not_active Expired - Lifetime
- 2004-11-15 KR KR1020067011812A patent/KR101129078B1/ko not_active Expired - Lifetime
- 2004-12-14 TW TW093138783A patent/TWI369684B/zh not_active IP Right Cessation
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6282114B1 (en) * | 1999-05-25 | 2001-08-28 | Stmicroelectronics S.A. | Low consumption ROM |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2005060465A3 (en) | 2005-09-09 |
| TWI369684B (en) | 2012-08-01 |
| EP1704570A2 (en) | 2006-09-27 |
| EP1704570A4 (en) | 2009-05-06 |
| TW200601337A (en) | 2006-01-01 |
| JP2007514268A (ja) | 2007-05-31 |
| US7050354B2 (en) | 2006-05-23 |
| KR20060114343A (ko) | 2006-11-06 |
| CN1886796A (zh) | 2006-12-27 |
| WO2005060465A2 (en) | 2005-07-07 |
| EP1704570B1 (en) | 2020-01-15 |
| US20050128836A1 (en) | 2005-06-16 |
| CN1886796B (zh) | 2010-09-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4783764A (en) | Semiconductor integrated circuit device with built-in memories, and peripheral circuit which may be statically or dynamically operated | |
| EP0541684B1 (en) | Bit storage cell | |
| US5903171A (en) | Sense amplifier with integrated latch and level shift | |
| KR100745849B1 (ko) | 집적 회로, 감지 증폭기 회로 및 전압 스윙 제한 방법 | |
| KR0161510B1 (ko) | 반도체 메모리 장치 | |
| JPS6362835B2 (https=) | ||
| US6999367B2 (en) | Semiconductor memory device | |
| EP0220721B1 (en) | Sense or differential amplifier circuit | |
| US5821787A (en) | Power-on reset circuit with well-defined reassertion voltage | |
| US5420528A (en) | Semiconductor integrated circuit having a function of reducing a consumed current | |
| JPH06162776A (ja) | 半導体メモリ回路 | |
| US6580653B2 (en) | Current saving semiconductor memory and method | |
| KR101129078B1 (ko) | 액세스 타이밍이 빠른 저전력 컴파일러-프로그래머블메모리 | |
| US20020083286A1 (en) | Techniques to asynchronously operate a synchronous memory | |
| US5654926A (en) | Semiconductor memory device | |
| US6414520B1 (en) | Universal CMOS single input, low swing sense amplifier without reference voltage | |
| US6314039B1 (en) | Characterization of sense amplifiers | |
| EP0085767B1 (en) | Voltage level responsive circuit | |
| EP0313748B1 (en) | Sense amplifier control circuit | |
| KR100505454B1 (ko) | 반도체 장치의 데이터 출력 회로 및 방법 | |
| US5546024A (en) | Dynamic NOR decoder using current mode sensing techniques | |
| JP4399081B2 (ja) | 不揮発性メモリ | |
| JP2638357B2 (ja) | 冗長なアドレス指定構成部材を持つメモリ用の高速アドレス比較回路 | |
| JP4170508B2 (ja) | 半導体メモリ | |
| JP2003085972A (ja) | タイマ回路及び半導体メモリ装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0105 | International application |
Patent event date: 20060615 Patent event code: PA01051R01D Comment text: International Patent Application |
|
| PG1501 | Laying open of application | ||
| A201 | Request for examination | ||
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 20091113 Comment text: Request for Examination of Application |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20110331 Patent event code: PE09021S01D |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 20111229 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 20120314 Patent event code: PR07011E01D |
|
| PR1002 | Payment of registration fee |
Payment date: 20120314 End annual number: 3 Start annual number: 1 |
|
| PG1601 | Publication of registration | ||
| FPAY | Annual fee payment |
Payment date: 20150227 Year of fee payment: 4 |
|
| PR1001 | Payment of annual fee |
Payment date: 20150227 Start annual number: 4 End annual number: 4 |
|
| FPAY | Annual fee payment |
Payment date: 20160225 Year of fee payment: 5 |
|
| PR1001 | Payment of annual fee |
Payment date: 20160225 Start annual number: 5 End annual number: 5 |
|
| PR1001 | Payment of annual fee |
Payment date: 20220223 Start annual number: 11 End annual number: 11 |
|
| PR1001 | Payment of annual fee |
Payment date: 20240226 Start annual number: 13 End annual number: 13 |
|
| PC1801 | Expiration of term |
Termination date: 20250515 Termination category: Expiration of duration |