TWI268577B - Method for manufacturing flash memory device - Google Patents
Method for manufacturing flash memory deviceInfo
- Publication number
- TWI268577B TWI268577B TW093119254A TW93119254A TWI268577B TW I268577 B TWI268577 B TW I268577B TW 093119254 A TW093119254 A TW 093119254A TW 93119254 A TW93119254 A TW 93119254A TW I268577 B TWI268577 B TW I268577B
- Authority
- TW
- Taiwan
- Prior art keywords
- flash memory
- oxide film
- memory device
- impurity
- floating gates
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 238000000034 method Methods 0.000 title abstract 2
- 239000012535 impurity Substances 0.000 abstract 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract 2
- 229920005591 polysilicon Polymers 0.000 abstract 2
- 238000000137 annealing Methods 0.000 abstract 1
- 230000015556 catabolic process Effects 0.000 abstract 1
- 238000009792 diffusion process Methods 0.000 abstract 1
- 230000014759 maintenance of location Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/91—Controlling charging state at semiconductor-insulator interface
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020040011753A KR100541157B1 (ko) | 2004-02-23 | 2004-02-23 | 플래쉬 메모리 소자의 제조 방법 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200529381A TW200529381A (en) | 2005-09-01 |
| TWI268577B true TWI268577B (en) | 2006-12-11 |
Family
ID=34858796
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW093119254A TWI268577B (en) | 2004-02-23 | 2004-06-30 | Method for manufacturing flash memory device |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US7148109B2 (zh) |
| JP (1) | JP4642390B2 (zh) |
| KR (1) | KR100541157B1 (zh) |
| TW (1) | TWI268577B (zh) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100673242B1 (ko) * | 2005-06-24 | 2007-01-22 | 주식회사 하이닉스반도체 | 플래쉬 메모리 소자의 유전체막 제조방법 |
| KR100763123B1 (ko) * | 2005-12-12 | 2007-10-04 | 주식회사 하이닉스반도체 | 플래시 메모리 소자의 유전체막 형성 방법 |
| KR100927751B1 (ko) * | 2006-03-16 | 2009-11-20 | 주식회사 하이닉스반도체 | 플래시 메모리 소자의 제조방법 |
| JP4921837B2 (ja) * | 2006-04-14 | 2012-04-25 | 株式会社東芝 | 半導体装置の製造方法 |
| KR100739988B1 (ko) * | 2006-06-28 | 2007-07-16 | 주식회사 하이닉스반도체 | 플래쉬 메모리 소자의 제조방법 |
| KR100815968B1 (ko) * | 2007-05-17 | 2008-03-24 | 주식회사 동부하이텍 | 반도체 소자 제조 방법 |
| US20080290447A1 (en) * | 2007-05-25 | 2008-11-27 | Dongbu Hitek Co., Ltd. | Semiconductor device and methods of manufacturing the same |
| KR100860469B1 (ko) * | 2007-06-26 | 2008-09-25 | 주식회사 동부하이텍 | 플래쉬 메모리 제조방법 |
| US8089114B2 (en) | 2007-11-08 | 2012-01-03 | Samsung Electronics Co., Ltd. | Non-volatile memory devices including blocking and interface patterns between charge storage patterns and control electrodes and related methods |
| US8791445B2 (en) * | 2012-03-01 | 2014-07-29 | Intermolecular, Inc. | Interfacial oxide used as switching layer in a nonvolatile resistive memory element |
| KR102001228B1 (ko) | 2012-07-12 | 2019-10-21 | 삼성전자주식회사 | 반도체 장치 및 그 제조 방법 |
| KR101934165B1 (ko) | 2016-12-12 | 2018-12-31 | 연세대학교 산학협력단 | 산화물 박막, 이의 제조방법 및 이를 포함하는 산화물 박막 트랜지스터 |
| CN110534412A (zh) * | 2019-09-09 | 2019-12-03 | 上海华虹宏力半导体制造有限公司 | 避免磷掺杂多晶硅缺陷的方法及存储器单元的制造方法 |
| JP2022070034A (ja) * | 2020-10-26 | 2022-05-12 | 株式会社Sumco | 貼り合わせウェーハ用の支持基板の製造方法、および貼り合わせウェーハ用の支持基板 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5442988A (en) * | 1977-09-09 | 1979-04-05 | Nec Corp | Semiconductor device |
| JPS62247570A (ja) * | 1986-06-06 | 1987-10-28 | Nec Corp | 不揮発性半導体記憶装置 |
| JP3588497B2 (ja) * | 1995-03-24 | 2004-11-10 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
| JPH0955485A (ja) * | 1995-08-14 | 1997-02-25 | Sony Corp | 半導体装置の製造方法 |
| JPH10154761A (ja) * | 1996-11-21 | 1998-06-09 | Mitsubishi Electric Corp | 不揮発性半導体記憶装置の製造方法 |
| JPH10335500A (ja) * | 1997-06-05 | 1998-12-18 | Toshiba Microelectron Corp | 半導体装置の製造方法 |
| JPH11111871A (ja) * | 1997-10-06 | 1999-04-23 | Seiko Epson Corp | 不揮発性半導体記憶装置及びその製造方法 |
| US6187633B1 (en) * | 1998-10-09 | 2001-02-13 | Chartered Semiconductor Manufacturing, Ltd. | Method of manufacturing a gate structure for a semiconductor memory device with improved breakdown voltage and leakage rate |
| US6551879B1 (en) * | 2002-03-21 | 2003-04-22 | Macronix International Co., Inc. | Method for forming an oxide layer on a nitride layer |
| US6893920B2 (en) * | 2002-09-12 | 2005-05-17 | Promos Technologies, Inc. | Method for forming a protective buffer layer for high temperature oxide processing |
-
2004
- 2004-02-23 KR KR1020040011753A patent/KR100541157B1/ko not_active IP Right Cessation
- 2004-06-29 JP JP2004191492A patent/JP4642390B2/ja not_active Expired - Fee Related
- 2004-06-30 TW TW093119254A patent/TWI268577B/zh not_active IP Right Cessation
- 2004-06-30 US US10/883,402 patent/US7148109B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2005236247A (ja) | 2005-09-02 |
| US20050186736A1 (en) | 2005-08-25 |
| KR20050083280A (ko) | 2005-08-26 |
| TW200529381A (en) | 2005-09-01 |
| US7148109B2 (en) | 2006-12-12 |
| JP4642390B2 (ja) | 2011-03-02 |
| KR100541157B1 (ko) | 2006-01-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI268577B (en) | Method for manufacturing flash memory device | |
| TW200721462A (en) | Single-poly non-volatile memory device and its operation method | |
| JP6466211B2 (ja) | 半導体装置およびその製造方法 | |
| TW200721189A (en) | Method for operating single-poly non-volatile memory device | |
| TW200633174A (en) | Semiconductor device and method and floating gate flash memory | |
| US7344947B2 (en) | Methods of performance improvement of HVMOS devices | |
| EP2833408A3 (en) | Split gate non-volatile memory cell | |
| MX2011008993A (es) | Ajuste de voltaje umbral a traves de modificacion de pila dielectrica de puerta. | |
| TW200625632A (en) | Semiconductor device with high-k dielectric and quasi-metal gate, and method of forming thereof | |
| US8377783B2 (en) | Method for reducing punch-through in a transistor device | |
| US20130161740A1 (en) | Lateral High-Voltage Transistor with Buried Resurf Layer and Associated Method for Manufacturing the Same | |
| TW200802819A (en) | Nonvolatile semiconductor storage device and manufacturing method thereof | |
| US20120292679A1 (en) | Semiconductor device and manufacturing method thereof | |
| TW200614506A (en) | Semiconductor device and production methods therefor | |
| EP2565929A3 (en) | Semiconductor device and method for manufacturing the same | |
| WO2007034376A3 (en) | Memory device with a strained base layer and method of manufacturing such a memory device | |
| GB2437447A (en) | Memory device having trapezoidal bitlines and method of fabricating same | |
| US9196719B2 (en) | ESD protection circuit | |
| WO2017014254A1 (ja) | メモリセル、半導体集積回路装置、および半導体集積回路装置の製造方法 | |
| TWI648821B (zh) | 高電壓雙擴散金氧半導體（ｄｍｏｓ）裝置及其製造方法 | |
| CN104867971B (zh) | 半导体元件及其操作方法 | |
| CN106158956B (zh) | 具有resurf结构的ldmosfet及其制造方法 | |
| US10312254B2 (en) | Semiconductor device and a manufacturing method thereof | |
| JP6421337B2 (ja) | 半導体装置 | |
| US9847397B2 (en) | Method of forming split gate memory with improved reliability |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |