TW520536B - Plasma processing method for working the surface of semiconductor devices - Google Patents
Plasma processing method for working the surface of semiconductor devices Download PDFInfo
- Publication number
- TW520536B TW520536B TW090104362A TW90104362A TW520536B TW 520536 B TW520536 B TW 520536B TW 090104362 A TW090104362 A TW 090104362A TW 90104362 A TW90104362 A TW 90104362A TW 520536 B TW520536 B TW 520536B
- Authority
- TW
- Taiwan
- Prior art keywords
- plasma
- vacuum container
- silicon
- aluminum
- patent application
- Prior art date
Links
- 238000003672 processing method Methods 0.000 title claims abstract description 10
- 239000004065 semiconductor Substances 0.000 title abstract description 11
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims abstract description 25
- 229910052782 aluminium Inorganic materials 0.000 claims abstract description 25
- 238000000034 method Methods 0.000 claims abstract description 8
- 229910052731 fluorine Inorganic materials 0.000 claims abstract description 6
- 239000011737 fluorine Substances 0.000 claims abstract description 6
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 claims abstract 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 12
- 229910052710 silicon Inorganic materials 0.000 claims description 12
- 239000010703 silicon Substances 0.000 claims description 12
- 239000004576 sand Substances 0.000 claims description 10
- 239000000758 substrate Substances 0.000 claims description 6
- 239000000463 material Substances 0.000 claims description 4
- 238000009832 plasma treatment Methods 0.000 claims description 4
- 230000005611 electricity Effects 0.000 claims description 2
- 229910052736 halogen Inorganic materials 0.000 claims description 2
- 150000002367 halogens Chemical class 0.000 claims description 2
- 239000012535 impurity Substances 0.000 claims 1
- 239000002210 silicon-based material Substances 0.000 claims 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract description 40
- 229910052581 Si3N4 Inorganic materials 0.000 abstract description 39
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 abstract description 39
- 229910052814 silicon oxide Inorganic materials 0.000 abstract description 30
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 abstract description 12
- 238000001020 plasma etching Methods 0.000 abstract description 4
- 238000005530 etching Methods 0.000 description 29
- 239000007789 gas Substances 0.000 description 16
- CPELXLSAUQHCOX-UHFFFAOYSA-N Hydrogen bromide Chemical compound Br CPELXLSAUQHCOX-UHFFFAOYSA-N 0.000 description 10
- 230000002079 cooperative effect Effects 0.000 description 8
- 230000000694 effects Effects 0.000 description 8
- 239000007795 chemical reaction product Substances 0.000 description 7
- 229910000042 hydrogen bromide Inorganic materials 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 4
- 229910052770 Uranium Inorganic materials 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 3
- 125000002015 acyclic group Chemical group 0.000 description 3
- 229910052801 chlorine Inorganic materials 0.000 description 3
- 239000000460 chlorine Substances 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 238000011835 investigation Methods 0.000 description 3
- JFALSRSLKYAFGM-UHFFFAOYSA-N uranium(0) Chemical compound [U] JFALSRSLKYAFGM-UHFFFAOYSA-N 0.000 description 3
- VEXZGXHMUGYJMC-UHFFFAOYSA-M Chloride anion Chemical compound [Cl-] VEXZGXHMUGYJMC-UHFFFAOYSA-M 0.000 description 2
- -1 Uranium halides Chemical class 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 2
- AZDRQVAHHNSJOQ-UHFFFAOYSA-N alumane Chemical group [AlH3] AZDRQVAHHNSJOQ-UHFFFAOYSA-N 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 239000010453 quartz Substances 0.000 description 2
- VXEGSRKPIUDPQT-UHFFFAOYSA-N 4-[4-(4-methoxyphenyl)piperazin-1-yl]aniline Chemical compound C1=CC(OC)=CC=C1N1CCN(C=2C=CC(N)=CC=2)CC1 VXEGSRKPIUDPQT-UHFFFAOYSA-N 0.000 description 1
- ZCYVEMRRCGMTRW-UHFFFAOYSA-N 7553-56-2 Chemical compound [I] ZCYVEMRRCGMTRW-UHFFFAOYSA-N 0.000 description 1
- 101100269850 Caenorhabditis elegans mask-1 gene Proteins 0.000 description 1
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- 125000001309 chloro group Chemical group Cl* 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 125000004177 diethyl group Chemical group [H]C([H])([H])C([H])([H])* 0.000 description 1
- 125000000118 dimethyl group Chemical group [H]C([H])([H])* 0.000 description 1
- TUTOKIOKAWTABR-UHFFFAOYSA-N dimethylalumane Chemical compound C[AlH]C TUTOKIOKAWTABR-UHFFFAOYSA-N 0.000 description 1
- 229910001882 dioxygen Inorganic materials 0.000 description 1
- 239000003814 drug Substances 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 150000004820 halides Chemical class 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 229910052740 iodine Inorganic materials 0.000 description 1
- 239000011630 iodine Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000005121 nitriding Methods 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 239000003507 refrigerant Substances 0.000 description 1
- 150000003377 silicon compounds Chemical class 0.000 description 1
- 239000005049 silicon tetrachloride Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
- H01J37/32082—Radio frequency generated discharge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
- H01J37/32458—Vessel
- H01J37/32477—Vessel characterised by the means for protecting vessels or internal parts, e.g. coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32431—Constructional details of the reactor
- H01J37/32697—Electrostatic control
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67063—Apparatus for fluid treatment for etching
- H01L21/67069—Apparatus for fluid treatment for etching for drying etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
- H01J2237/02—Details
- H01J2237/022—Avoiding or removing foreign or contaminating particles, debris or deposits on sample or tube
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
- H01J2237/32—Processing objects by plasma generation
- H01J2237/33—Processing objects by plasma generation characterised by the type of processing
- H01J2237/334—Etching
- H01J2237/3341—Reactive etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Analytical Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Drying Of Semiconductors (AREA)
Description
520536 A7 B7 五、發明説明(1 ) 發明背景 本發明係關於進行半導體元件的表面加工之電漿處埋 (請先閲讀背面之注意事項再填寫本頁} 方法,特別是關於適合於氮化矽膜之蝕刻之電漿處理方法 〇 在半導體元件之加工上,利用電漿之方法廣被使用。 習知上,作爲蝕刻氮化矽膜之電漿係如U.s. Paten 5, 756, 402所揭示般地,以含氟氣之氣體爲主成 分,混合含氫氣之氣體以及含氧氣之氣體之氣體的電漿被 利用著。 發明摘要 近年來,伴隨半導體元件之高集成化,微細化成爲必 要。因此,京< 響 M〇 S (Metal Oxide Semiconductoi·:金屬 興化丰導體)兀件之閘道長之LDD (Lightly Doped Di.aiη (輕度摻雜汲極)、以下,略稱爲「L D D」) 經濟部智慧財產局員工消費合作社印製 S PAC ER蝕刻之尺寸精度變得重要。又,在近年中, 伴隨半導體兀:件之阔集成化,爲了適用S A C ( Self Alignment Contact:自我對準接觸)技術,以氮化矽膜形成 此L D D S P A C E R之方法被利用著。因此,在 L D D S P A C E R蝕刻之際,要求:在非等向性尺寸 精度好,而且與底層之係氧化膜之選擇性高之蝕刻技術。 圖8係顯示習知技術之以含氟氣氣體爲主成分而蝕刻 前述氮化矽膜之情形的試料之剖面。初期狀態如圖1 A所 示般地,在半導體基板1 〇 1上形成:以係氧化膜形成之 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) -4- 經濟部智慧財產局員工消費合作社印製 520536 A7 B7 五、發明説明(2 ) 閘極氧化膜1 0 2、以多晶砂形成之聞極電極1 0 4、_ 極電極1 0 4之光罩1 0 6、以氧化砂膜形成之聞極被覆 絕緣膜1 0 3後,在其上形成氮化矽膜1 0 5。在將含氟 氣氣體當成蝕刻氣體使用之情形,雖可使對於氮化矽膜之 氧化矽膜之選擇比變大,但是如圖8所示般地,等向性變 強,在氮化矽膜1 0 5產生側面蝕刻,閘極電極1 〇 4側 面之氮化矽膜變細,尺寸加工精度變差。 本發明之目的在於提供:解決此課題,使與底層氧化 矽膜之選擇比變大之同時,可以提升氮化矽膜之尺寸加;L 精度之電漿處理方法。 爲了解決上述課題,本發明之1種形態爲:藉由以不 含氟元素之氯氣之類的鹵化元素鈾刻,防止氮化矽膜之等 向性之蝕刻,爲了抑制氧化矽膜之蝕刻速度,以混合鋁之 電漿處理之。 實施例之詳細說明 以下,依據圖1至圖5說明本發明之一實施例。 圖2係顯示適用本發明之電漿處理裝置之電漿產生部 之詳細。本實施例係作爲產生電漿之手段爲利用U H F波 與磁場之例。由U H F波電源2 0 1透過同軸電纜2 〇 2 、天線2 〇 3以及U F Η波透過窗(例如石英平板) 2〇4, UHF波被導入真空容器210。真空容器 2 1 〇之內同以石英或鋁之圓筒2 1 1覆蓋,在真空容器 2 1 〇之外周設置於真空容器2 1 〇內形成磁場之電磁線 本紙張尺度適用巾國國家樣準(CNS ) A4規格(210X297公菱) f請先閲讀背面之注意事3!再填寫本頁j -壯衣_ 訂_ -5 - 520536 A7 B7 五、發明説明(3 ) 圏2 0 5,利用磁場與U H F波之相乘作用,使之產生電 漿2 0 6之構成。直徑2 0 0 m m之試料2 0 7被設置於 試料台2 0 8上,藉由直流電源2 1 3被施加之直流電壓 ,透過電介質膜2 0 9靜電吸附前述試料2 0 7於試料台 2 0 8上。連續或週期地可以開、關之高頻電源2 1 2與 試料台2 0 8問調整用之冷媒溫度控制器2 1 5被接續在 試料台2 0 8。又,在被暴露於真空容器2 1 〇內之電獎 2 0 6之一部份或全部配置以鋁爲主成分之環。在此情形 ,兼用爲對電漿給予電位用之接地電極,面對試料台 2 0 8之側面外周設置純度高之鋁的環2 1 4。 利用上述之蝕刻裝置,在真空容器2 1 0內導入氯氣 ,藉由在真空容器210內使之產生電漿2〇6,電梁中 之氯基以及氯離子與鋁環2 1 4反應,成爲A 1 x c 1 y 之反應生成物,鋁成分被供給於電漿中。此時,使環 2 1 4成爲接地之故,在與電漿之間形成離子護套,有引 入電藥中之離t之作用之故,司以促進電獎中之活性種之 更進一步之反應。利用此氯成分與銘成分之被混合之電獎 ,蝕刻氮化矽膜,知道在使對於氧化矽膜之氮化砂膜之選 擇比(即,氮化矽膜/氧化矽膜)變大之狀態,氮化砂膜 之垂直方向之非等向性蝕刻變成可能。 圖1 A〜1 B係顯示調查加工形狀之例。在圖1 a所 示之直徑2 0 0 m m之半導體基板1 〇 ]_上形成:閘極氧 化膜1 0 2、聞極電極1 0 4、光罩1 〇 6、以氧化ί夕膜 形成之閘極被覆絕緣膜1 0 3後,在其上將氮化砂膜 本紙張尺度適用中國國家標準(CNS ) Α4規格(210Χ297公釐) (請先閱讀背面之注意事項再填寫本頁) -裝· 訂 經濟部智慧財產局員工消費合作社印製 -6- 520536 A7 B7 五、發明説明(4 ) (請先閲讀背面之注意事項再填寫本頁) 1 0 5被形成之試料以氯氣5 0〜5 0 0 ill L /分、處理 壓力〇· 5〜50 · OPa 、UHF波之電力3〇0〜 80〇\^、高頻電源212之電力20〜1〇〇\¥,適當 化前述氯氣流量、前述處理壓力、前述高頻電力加以處理 ,如圖1 B所示般地,可以進行閘極電極1 0 4側面之氮 化矽膜之沒有纖細(沒有t 、t 1尺寸之差,或差很少) 之非等向性之加工。 如本實施例般地,將氯氣導入真空容器2 1 0,藉於 真空容器2 1 0內供給鋁成分,使對於氧化矽膜之氮化矽 膜之選擇比變高,在閘極電極側面之氮化矽膜之沒有變纖 細地可以非等向性蝕刻氮化矽膜,能夠提升氮化矽膜之尺 寸加工精度。進而,藉由處理壓力與高頻電力之調整,可 以任意調整對於氧化矽膜之氮化矽膜之選擇比。 經濟部智慧財產局員工消費合作社印製 圖3係顯示在真空容器2 1 0內使產生氯氣電漿之狀 態,於環2 1 4之有無之狀態,使高頻電力變化而調查之 例。本實施例之氯氣流量爲1 7 0 m L /分、處理壓力 3 ·〇P a 、U H F波之電力5 0〇W。圖3中,於曲線 3 a顯示無環2 1 4之狀態之氮化矽膜之蝕刻速度、於曲 線3 b顯示氧化矽膜之蝕刻速度。曲線3 c係顯示設置環 2 1 4之狀態之氮化矽膜之蝕刻速度、曲線3 d顯示氧化 矽膜之蝕刻速度。如依據此結果,在真空容器2 1 0內一 被供給鋁成分,氮化矽膜之蝕刻速度雖然無變化,但是具 有使氧化矽膜之蝕刻速度降低之效果。 此被認爲係比起藉由氮化矽膜與鋁之反應性生物之反 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) "—· -7 - 520536 A7 ____B7 五、發明説明(5 ) (請先閲讀背面之注意事項再填寫本頁) 應生成物,藉由氧化矽膜與鋁之反應性生物之反應之反應 生成物不易蒸發之故,含鋁之反應生成物附著在氧化矽膜 上,作用爲保護膜之故。 圖4 A係顯示在真空容器2 1 0使產生氯氣電漿之狀 態,於環2 1 4之有無之狀態下,使處理壓力變化而調查 之例。此實施例之氯氣氣體爲1 7 0 m L /分、U H F波 之電力500界、高頻電力70界。圖4八中,曲線4_3 係顯示無環2 1 4之狀態之氮化矽膜之蝕刻速度,曲線 4 b顯示氧化矽膜之蝕刻速度,曲線4 c係顯示設置環 2 1 4之狀態之氮化矽膜之鈾刻速度,曲線4 d顯示氧化 矽膜之蝕刻速度。如圖4 A所示般地,了解到蝕刻速度隨 著處理壓力變高,氮化矽膜' 氧化矽膜一齊降低蝕刻速度 。即,藉由增減處理壓力,可以控制反應生成物之堆積量 ,藉由提高處理壓力,在氧化矽膜上堆積很多之反應生成 物,可以使氧化矽膜之蝕刻速度降低。 經濟部智慧財產局員工消費合作社印製 圖4 B係顯示氮化矽膜與氧化矽膜之選擇比,曲線 4 e顯示無環2 1 4之狀態之選擇比,曲線4 f顯示設置 環2 1 4之狀態之選擇比,如依據此結果,於真空容器 2 1 0內一被供給鋁成分,處理壓力在0 · 5 P a以上, 可以容易控制對於氧化矽膜之氮化矽膜之選擇比。 圖5 A〜5 B係顯示在真空容器2 1 0內使產生氯氣 電漿,在設置環2 1 4之狀態下使高頻電力變化而調查之 例。此實施例之氯氣爲1 7 〇 m L /分、處理壓力1 .〇 P a 、U H F波之電力5 0 0 W。於圖5 A中,曲線5 a 本紙張尺度適财關家標準(CNS) A4規格(21GX29嫌丁 ~ 經濟部智慧財產局員工消費合作社印製 520536 A7 _B7_ 五、發明説明(6 ) 顯示氮化矽膜之鈾刻速度、曲線5 b顯示氧化砂膜之飽刻 速度。如圖5 A所示般地,了解到鈾刻速度隨著高頻電力 變低,氮化矽膜、氧化矽膜一齊降低蝕刻速度。即,藉由 增減高頻電力,可以控制氯離子之加速電壓,藉由降低高 頻電力,對氧化矽膜之反應生成物之堆積量增加,可以使 氧化矽膜之蝕刻速度更降低。 圖5 B係顯示設置環2 1 4之狀態之選擇比。如依據 此結果,於真空容器2 1 0內一被供給鋁成分,藉由調整 高頻電力,可以容易控制對於氧化矽膜之氮化矽膜之選擇 又,藉由使用週期性地開、關高頻電力之機構以調整 高頻電力之關閉時間,可以控制對氧化矽膜上之反應生成 物之堆積量,可以獲得同樣之效果。 又,本發明並不限定於上述實施例。例如在上述實施 例中,雖然於真空容器內設置以鋁爲主成分之環之狀態而 做說明,但是也可以將例如含鋁元素之氣體 (A 1 ( C I-I 3 ) 3 :二甲基銘或 A 1 C C 2 Η 5 ) 3 :二乙 基或A 1 ( C Η 3 ) 2 Η :二甲基鋁氫化物等之鋁化合物氣 體)與蝕刻氣體之氯氣一齊供給於真空容器2 1 0內。或 在與處理室之真空容器2 1 0不同之別的區域,藉由電漿 或熱處理使鋁母材氣體化,供給於真空容器2 1 〇內。 接著,參考圖6說明本發明之第2實施例。圖6係顯 示實施本發明之第2實施例用之電漿處理裝置。於本圖中 ,與圖2相同標號係顯示同一構件,省略說明。本圖與圖 本紙張尺度適用中國國家CNS) Α4規格(210Χ297公瘦j ''— -9- (請先閲讀背面之注意事項再填寫本頁〕 •訂 520536 A7 B7 五、發明説明(7 ) (請先閱讀背面之注意事項再填寫本頁) 2不同之點爲:在鋁製環2 1 4之上部設置以矽爲主成分 之環2 1 6。如圖6所示般地,在環2 1 4上設置以矽爲 主成分之環,在此情形爲2 1 6之狀悲,調查Μ彳於氧化 矽膜之氮化矽膜之選擇比。處理條件爲:氯氣1 7 0 m l /分、處理壓力3 . 0 P a 、U H F波之電力5 0 0 W、 高頻電力7 0 W,相對於無環2 1 6之狀態選擇比爲 2 2 · 〇,在設置環2 1 6之情形,可以提升選擇比至 6 5 · 9 。又,在本實施例中,雖就於真空容器內設置以 矽爲主成分之環之狀態而說明,但是其它方法,例如將含 矽元素之氣體(S 1 C 1 4 :四氯化矽等之矽化合物氣體) 直接供給於真空容器2 1 0內。或在不同於真空容器 2 1 0之別的區域藉由電漿或熱處理氣體化矽,供給於真 空容器210內亦可。 經濟部智慧財產局員工消費合作社印製 接著,藉由圖7說明本發明之第3實施例。本實施例 與前述第1實施例不同之點爲:作爲蝕刻氣體代替氯氣而 使用溴化氫氣。圖7係顯示調查於真空容器2 1 0內使產 生溴化氫氣電漿之環2 1 4之有無之高頻電力與選擇比之 關係例。本實施例之溴化氫氣流量爲2 0 0 m L /分、處 理壓力4 · 0 P a 、U H F波之電力5 0 0 W。圖7中, 曲線7 a係顯示無環2 1 4之狀態之氮化矽膜與氧化矽膜 之選擇比,點7 b係顯示設置環2 1 4之狀態之氮化矽膜 與氧化砂膜之選擇比。如依據此結果,了解到於溴化氫氣 電漿中,於真空容器2 1 0內如被供給鋁成分,具有提升 氮化矽膜與氧化矽膜之選擇比之效果。又,在使用碘氣體 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) -10- 520536 A7 B7 經濟部智慧財產局員工消費合作社印製 五、發明説明(8 ) 之情形,也可以獲得同樣之效果。 以上,在這些實施例中,雖就將環2 1 4接續於接地 之情形而敘述,但是電氣地使之浮游,使之曝露於電漿者 也可以獲得同樣之效果。 又,本發明不單在E C R電漿方式之裝置,也可以應 用於藉由反應性離子蝕刻、磁控管蝕刻、誘導耦合型電漿 蝕刻等之處理裝置之處理。 如依據本發明,在形成於半導體基板上之氧化矽膜上 之氮化矽膜之加工中,藉由電漿化含鹵素之氣體與鋁之混 合氣氛,可以使對於底層之氧化砂膜之氮化砂膜之選擇比 變大之同時,可以獲得尺寸加工精度優良之加工特性。 圖面之簡單說明 圖1 A以及1 B係說明依據本發明之第1實施例之電 漿處理方法之加工特性之試料的剖面圖。 圖2係顯示實施本發明之第1實施例用之電漿處理裝 置之構成圖。 圖3係說明本發明之效果用之一實施例,顯示在真空 容器內有無鋁之各膜的蝕刻速度與高頻電力之關係圖。 圖4 A、4 B係說明本發明之效果用之一實施例,顯 示在真空容器內有無鋁之氧化矽膜之蝕刻速度與處理壓力 /乙關係圖。 圖5 A、5 B係說明本發明之一實施例用之例,顯示 各膜之蝕刻速度與處理壓力之關係圖。 本紙張尺度適用中國國家標準(CNS )八4規格(21〇χ297公釐) (請先閱讀背面之注意事項再填寫本頁) 裝- {
1T -11 - 520536 A7 B7 五、發明説明(9 ) 圖6係顯示實施本發明之第2實施例用之電獎處理裝 置之構成圖。 (請先閱讀背面之注意事項再填寫本頁) 圖7係說明本發明之第3實施例者,顯示在產生溴化 氫氣體電漿之狀態下,於真空容器內有無鋁之氮化矽膜與 氧化矽膜之選擇比之關係圖。 圖8係依據習知技術之電獎處理方法 > 力卩工夕丨青形之 例。 【標號之說明】 1 0 1 :半導體基板, 1 0 2 :閘極氧化膜, 1〇3 :閘極披覆絕緣膜, 1〇4 :閘極電極, 1 0 5 :氮化矽膜, 1〇6 :光罩, 2 0 1 : U H F波電源, 2 0 2 :同軸電纜, 經濟部智慧財產局員工消費合作社印製 2〇3 :天線, 2 0 4 : U H F波透過窗, 2 0 5 :螺線管線圈, 2 0 6 :電漿, 2 0 7 :試料, 2〇8 ··試料台, 2 0 9 :電介質膜, 本紙張尺度適用中國國家標準(CNS ) Α4規格(210X 297公釐) -12 - 520536 A7 B7 五、發明説明(1〇) 0 1 2 3 4 5 6 T—I 1± 1—I 一—I r-H r—I 一—I 2 2 2 2 2 2 2 器 制 , , ,S 器源源 度 容,電電 溫 空筒頻流,媒 真圓高直環冷環 (請先閲讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標隼(CNS ) A4規格(210X297公釐) -13-
Claims (1)
- 520536 A8 B8 C8 D8 々、申請專利範圍2 純度鋁形成之零件,將不純物少之鋁供給於前述電漿中。 (請先閲讀背面之注意事項再填寫本頁) 8 .如申請專利範圍第1項記載之電漿處理方法,其 中於前述真空容器中,由可以供給含鋁元素之氣體之別的 區域對電獎中供給銘。 9 .如申請專利範圍第2項記載之電漿處理方法,其 中前述矽係被曝露於前述真空容器內之電漿之一部份以矽 爲主成分之材料形成,由這些之部份被供給於電漿中。 1 0 .如申請專利範圍第2項記載之電漿處理方法, 其中於前述真空容器中,由可以供給含矽元素之氣體之別 的區域對電漿中供給矽。 1 1 .如申請專利範圍第6項記載之電漿處理方法, 其中以前述鋁爲主成分之材料被設定爲真空容器內之接地 電位。 1 2 .如申請專利範圍第9項記載之電漿處理方法, 其中以前述矽爲主成分之材料被設定爲真空容器內之接地 電位。 1 3 . —種電漿處理裝置,其特徵爲: 經濟部智慧財產局員工消費合作社印製 包含:真空容器;以及 被設置於其中,使產生電漿之手段;以及 設置藉由該電漿表面被加工之試料之構成電極之試料 台;以及 於該試料台施加高頻偏壓電壓用之電源;以及 製作與含除了氟元素之鹵素氣體之混合氣氛,產生電 漿而被設置在前述試料台附近,形成電極之鋁構件; 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) : -15- 520536 A8 B8 C8 D8 「、申請專利範圍3 藉由前述產生之電漿,可以選擇性蝕刻被形成在作爲 @式料之基板上之氧化砂膜上之風化砂膜。 (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS ) A4規格(210 X 297公釐) -16 -
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000182306A JP3593492B2 (ja) | 2000-06-13 | 2000-06-13 | プラズマ処理方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW520536B true TW520536B (en) | 2003-02-11 |
Family
ID=18683094
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW090104362A TW520536B (en) | 2000-06-13 | 2001-02-26 | Plasma processing method for working the surface of semiconductor devices |
Country Status (4)
Country | Link |
---|---|
US (3) | US6617255B2 (zh) |
JP (1) | JP3593492B2 (zh) |
KR (1) | KR100511468B1 (zh) |
TW (1) | TW520536B (zh) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3593492B2 (ja) * | 2000-06-13 | 2004-11-24 | 株式会社日立製作所 | プラズマ処理方法 |
US6678367B1 (en) * | 2000-08-21 | 2004-01-13 | SBC Properties, INC | Method, system and medium for plug-and-play downloading of speed dial lists |
US7988816B2 (en) | 2004-06-21 | 2011-08-02 | Tokyo Electron Limited | Plasma processing apparatus and method |
US7951262B2 (en) | 2004-06-21 | 2011-05-31 | Tokyo Electron Limited | Plasma processing apparatus and method |
US7235491B2 (en) * | 2005-05-04 | 2007-06-26 | United Microelectronics Corp. | Method of manufacturing spacer |
WO2013138550A1 (en) * | 2012-03-15 | 2013-09-19 | West Virginia University | Plasma-chlorinated electrode and organic electronic devices using the same |
JP6078419B2 (ja) * | 2013-02-12 | 2017-02-08 | 株式会社日立ハイテクノロジーズ | プラズマ処理装置の制御方法、プラズマ処理方法及びプラズマ処理装置 |
JP6772117B2 (ja) | 2017-08-23 | 2020-10-21 | 株式会社日立ハイテク | エッチング方法およびエッチング装置 |
WO2020217266A1 (ja) | 2019-04-22 | 2020-10-29 | 株式会社日立ハイテクノロジーズ | プラズマ処理方法およびプラズマ処理装置 |
WO2021255812A1 (ja) | 2020-06-16 | 2021-12-23 | 株式会社日立ハイテク | プラズマ処理装置およびプラズマ処理方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4832787A (en) * | 1988-02-19 | 1989-05-23 | International Business Machines Corporation | Gas mixture and method for anisotropic selective etch of nitride |
US6077384A (en) * | 1994-08-11 | 2000-06-20 | Applied Materials, Inc. | Plasma reactor having an inductive antenna coupling power through a parallel plate electrode |
JPH06132253A (ja) * | 1992-10-15 | 1994-05-13 | Sumitomo Metal Ind Ltd | 窒化珪素膜の反応性イオンエッチング方法 |
US5756402A (en) | 1992-12-28 | 1998-05-26 | Kabushiki Kaisha Toshiba | Method of etching silicon nitride film |
JP2962181B2 (ja) * | 1995-02-01 | 1999-10-12 | ヤマハ株式会社 | ドライエッチング方法及び装置 |
JPH10209121A (ja) * | 1997-01-17 | 1998-08-07 | Hitachi Ltd | エッチング方法及びエッチング装置 |
US6136211A (en) * | 1997-11-12 | 2000-10-24 | Applied Materials, Inc. | Self-cleaning etch process |
JP3066007B2 (ja) * | 1998-06-24 | 2000-07-17 | 株式会社日立製作所 | プラズマ処理装置およびプラズマ処理方法 |
US6146954A (en) * | 1998-07-21 | 2000-11-14 | Advanced Micro Devices, Inc. | Minimizing transistor size in integrated circuits |
US6287974B1 (en) * | 1999-06-30 | 2001-09-11 | Lam Research Corporation | Method of achieving top rounding and uniform etch depths while etching shallow trench isolation features |
US6235643B1 (en) * | 1999-08-10 | 2001-05-22 | Applied Materials, Inc. | Method for etching a trench having rounded top and bottom corners in a silicon substrate |
US6180533B1 (en) * | 1999-08-10 | 2001-01-30 | Applied Materials, Inc. | Method for etching a trench having rounded top corners in a silicon substrate |
JP3593492B2 (ja) * | 2000-06-13 | 2004-11-24 | 株式会社日立製作所 | プラズマ処理方法 |
-
2000
- 2000-06-13 JP JP2000182306A patent/JP3593492B2/ja not_active Expired - Fee Related
-
2001
- 2001-02-26 TW TW090104362A patent/TW520536B/zh active
- 2001-02-28 KR KR10-2001-0010446A patent/KR100511468B1/ko not_active IP Right Cessation
- 2001-03-07 US US09/799,485 patent/US6617255B2/en not_active Expired - Fee Related
-
2003
- 2003-04-02 US US10/404,647 patent/US7098138B2/en not_active Expired - Fee Related
-
2005
- 2005-10-20 US US11/253,698 patent/US20060048892A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US20040175940A1 (en) | 2004-09-09 |
JP3593492B2 (ja) | 2004-11-24 |
US20060048892A1 (en) | 2006-03-09 |
KR20010112055A (ko) | 2001-12-20 |
US6617255B2 (en) | 2003-09-09 |
KR100511468B1 (ko) | 2005-08-31 |
JP2001358119A (ja) | 2001-12-26 |
US20010055885A1 (en) | 2001-12-27 |
US7098138B2 (en) | 2006-08-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5597438A (en) | Etch chamber having three independently controlled electrodes | |
Athavale et al. | Realization of atomic layer etching of silicon | |
US8110891B2 (en) | Method of increasing deposition rate of silicon dioxide on a catalyst | |
TWI524419B (zh) | 具有減小的側壁間隔物薄型化之高選擇性間隔物蝕刻程序 | |
TW520536B (en) | Plasma processing method for working the surface of semiconductor devices | |
TW502336B (en) | Plasma etching method | |
US6475918B1 (en) | Plasma treatment apparatus and plasma treatment method | |
KR101690337B1 (ko) | H₂플라즈마 처리법을 이용한 유기 선폭 조도의 개선 | |
JPH09106899A (ja) | プラズマcvd装置及び方法並びにドライエッチング装置及び方法 | |
JP2010503996A (ja) | ハフニウム含有材料を乾式エッチングする方法およびシステム | |
TWI784967B (zh) | 矽氮化物之準原子層蝕刻方法 | |
TW480569B (en) | High density plasma chemical vapor deposition apparatus and gap filling method using the same | |
US6303513B1 (en) | Method for controlling a profile of a structure formed on a substrate | |
CN115039210A (zh) | 用于在介电层顶上由下而上间隙填充的选择性沉积钨的方法 | |
KR20130127959A (ko) | 저종횡비 패턴을 위한 측벽 이미지 전사 방법 | |
US20030022494A1 (en) | Plasma etching process for metals and metal oxides relates inert to oxidation | |
KR100270269B1 (ko) | 마이크로파 플라즈마 처리장치 및 방법 | |
US20100206841A2 (en) | Method for etching metal nitride with high selectivity to other materials | |
JPH01184827A (ja) | マイクロ波プラズマ処理方法及び装置 | |
JP3599687B2 (ja) | プラズマ処理方法及び装置 | |
TW554441B (en) | Reduced thickness variation in a material layer deposited in narrow and wide integrated circuit trenches | |
JP3138899B2 (ja) | プラズマ処理装置 | |
JP5171091B2 (ja) | プラズマ処理方法 | |
JP3365142B2 (ja) | プラズマ装置及びこれを用いたプラズマ処理方法 | |
JP3732079B2 (ja) | 試料の表面加工方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent |