TW418513B - Method and device for interconnect radio frequency power SiC field effect transistors - Google Patents
Method and device for interconnect radio frequency power SiC field effect transistors Download PDFInfo
- Publication number
- TW418513B TW418513B TW87117780A TW87117780A TW418513B TW 418513 B TW418513 B TW 418513B TW 87117780 A TW87117780 A TW 87117780A TW 87117780 A TW87117780 A TW 87117780A TW 418513 B TW418513 B TW 418513B
- Authority
- TW
- Taiwan
- Prior art keywords
- source
- bonded
- electrode
- gate
- wires
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/645—Inductive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6611—Wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6644—Packaging aspects of high-frequency amplifiers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4801—Structure
- H01L2224/48011—Length
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10161—Shape being a cuboid with a rectangular active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10272—Silicon Carbide [SiC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13063—Metal-Semiconductor Field-Effect Transistor [MESFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/977—Thinning or removal of substrate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Junction Field-Effect Transistors (AREA)
- Wire Bonding (AREA)
- Bipolar Transistors (AREA)
Description
A 185 ^
五、發明說明(1) 發明領域 本發明有關用以互連射頻功率碳化矽場效電晶體之方 法’包含用於頻率功率碳化矽場效電晶體互連設計之裝置 與具互連設計之射頻功率碳化矽場效電晶體。 發明背景 碳化矽(Si C)電晶體已開始替代於Si與以“電晶體二者 用於GHz頻率功率產生。根據優良的材料特性,其經預測 且比較其他敘述之電晶體型式已同樣地實驗性顯示操縱更 加較高功率密度’即相同尺寸電晶體可產生數倍較高功 率。為了在一真實的電晶體封裝中完全地使用碳化矽晶粒 之優點,晶粒至封裝之連結同樣應修改。關於一傳統 MESFET設計,特性内部指狀閘極與源極黏合墊1 ’ 2與電線 3,4,如圖1顯示’黏合電線3,4之寄生電感對碳化石夕電 晶體將比其他材料型式更高,因為較小的晶粒將容許較少 的黏合導線°特別是寄生源極電感對電晶體特性係有害 的。 發明摘要 為了改進寄生源極電感之新方法係採取小尺寸電晶體< 優點,且配置黏合墊在晶粒之二側上’在像這樣的方法 中,大多數源極黏合電線將垂直地橫越問極與汲極黏合電 線。多重黏合電線可連結至源極黏合墊’減低源極電感。 由於正交電配置’一額外的優點來自於藉減低在源/開杨 之間與在源/汲極之間相互電感之此配置° 在一實例中’當多重電晶體晶粒必須配置在相同封带中
4185 13 五、發明說明(2) =地咸:二f ΐ片配置在晶粒之間以簡化黏合程序,且更 進地減低源極電感。 本發明將參考較佳眘 圖式簡單說明 貫例與隨附之圖式更進一步地描述。 f 1係MSFET電線與黏合塾之傳統配一晶 一设計 〇 圖2係根據本發明用μ 4^ 4-fr ^ ^ ;連釔至墊之源極黏合電線在一晶 合電線。XD此處源極黏合電線係垂直於閘極與汲極黏 圖3係根據本發明之—設計 在晶粒之間。 此處一跨接器晶片係配置 圖4係根據本發明用於碳化矽MESFET之一推薦的電晶體 計實例。 圖5係根據本發明用於碳化矽MESFET之推薦的電晶體設 較佳實例詳細說明 =頻率功率放大之作用裝置係廣泛地用在通訊系統之輸 出ί件中。在高功率位準,大致超過1 KW,使用放大之真 空官或其他型式。移動波管(TWTs)_Klystr〇ns_係用於超 過1 0 MW之功率位準。在較低功率位準,固態電晶體係用 於幾乎所有的RF功率放大。高頻率電晶體係在早期5〇年代 中首先以鍺製造’但在6 〇年代開端中不久為矽雙極電晶體 取代,且自從以後則支配RF功率,參閱:1971年8月, IEEE版’第59早,第1163頁,Cooke所著"微波電晶
C;\Program F iles\Patent\55546.ptd
A 1 8 5 i 3 五、發明說明(3) 體:理論與設計11。 對細胞狀無線電而言,矽雙極電晶體係完全地支配在基 地台輸出放大器中,且可傳送超過至少2 GHz具良好穩定 性、可用性與價格之高效率。此放大等級之其他技術選擇 係GaAs MESFETs與最近開發侧邊式擴散MOS電晶體 (LD-MOS)。因為快速地擴張電訊市場,具有一強驅動力以 更進地改進現存技術,和探究新型裝置一樣。 功率電晶體係特別地設計以傳送高輸出功率與高增益。 製造程序、裝置參數、佈局與封裝已謹慎地適合於此目 的。裝置需要符合崩潰電壓、DC增益或跨導、電容、RF增 益、崎嶇起伏、雜訊圖、輸入/輸出阻抗、失真等等之數 位細節需求。操作頻率範圍從數百MHz以上進入微波區 域。大約1 W輸出功率係一起始位準,此處特定考量必須 考慮,且可視為一功率裝置之鬆散定義,比較一"標準"I C 型電晶體。通常只有一 η頻道裝置係用在一單晶粒上。輸 出功率需求範圍數百瓦特以上,有時甚至千瓦特,且高輸 出功率係藉並聯許多電晶體格室在一單晶粒上且並聯數個 晶粒在一封裝中完成。封裝常常具有大的鍍金散熱以移除 晶片產生之熱能。 碳化矽電晶體最近已廣泛地研究為替代於Si與GaAs電晶 體二者用於G Η z頻率功率產生。碳化石夕之獨特性質係高崩 潰電場(4 · 10e V/cm),高飽和電子漂移速度(2 · 107 cm/s)與高熱傳導率(4. 9 W/cmK)。因此,碳化矽基裝置已 預知,且比較上述電晶體型式已實驗性顯示操縱更加較高
4185 13 五、發明說明(4) 功率密度’因為優良的材料特性°碳化矽裴置需要操作在 非常高的供應電壓(4δ V以上)以完全地顯示它們的優點。 技術依然係在研發實驗中,且數種材料與處理問題必須在 商業性應用之前解決。雖然裝置係較貴的,全部系統費用 預知為較低的。 大多數RF功率電晶體係内部式匹配,因為低阻抗位準用 於封裝内部之大晶粒。内部氐配網路由小直徑(25_5〇微 米)黏合電線,同樣必須互連,與晶片電容器組成,朱 閱:1997年9/10月,應用之微波&無線,第&頁,/ T. Johansson所著u在叮功率電晶體内部" J導等等係非-般使用。在大多數實例中, 長短,且因此可精確地表示為具有限串聯電阻之電感。晶 片電容器係使用相似於丨c製造技術以矽製造。 ^ 多重益聯黏合電線係用在RF功率電晶體中。恭 電感擔任裝置效率之重要角色,因為在二f / 旦文月巴 u荷在封裝中電線間之交 、 寸別重要係FETs之閘—汲極交互作用,和全部電 感減=至最小一樣,特別是用於接地連結(源極)。 對碳化矽裝置而言,匹配與封裝係相似於 了在一真實的電晶體封Η完全地使用碳切^之;:憂為 點’晶粒至封裝之連結同樣應修改= 墊ί ί二寄生電⑤,且採取小尺寸電晶體之優點,黏合 墊係配置在晶粒之二側上,在像這樣的方法中, 閑極與汲極黏合電線° "黏合電線可連、:至源 極J s整’減低源極電感,由於正交電配置,其中一額外
1 3 五、發明說明(5) 的優點來自於藉減低在源/開極之間與在源/汲極之間相立 電感之此一配置。 在圖2中 其係根據本發明顯示一較佳電線設計在晶 粒5上’此處源極黏合電線6係配置在晶粒之二側上,垂 直於閘極與没極黏合電線7,8。源極黏合墊係配置在晶粗 5之邊緣上’且源極黏合電線6係垂直於閘極與汲極黏合電 線7 ’ 8。虛線根據圖4顯示一電晶體之真實的配置在/晶 粒上。 在多重電晶體晶粒必須配置在相同封裝中之實例中,如 圖3顯&不’ 一跨接器晶片1 〇可配置在晶粒11 ,12之間以簡 化4 5程序’且更進—步地減低源極電感。此配置方法甚 至可使用在具—單晶粒之實例中。 在圖4中,那係顯示用於碳化矽MESFET之一推薦的電晶 體設計實例,此處源極金屬延伸至黏合晶粒之二侧。2個 :屬層係:於電晶體’ f 一層用於連結汲極指狀件13之金 社門極沪::A用於換越在連結源極指狀件1 4之金屬與連 = : = 為了連結源極與間極指狀件在 具對應黏合墊之電晶體同側上。 桕,Η々4* sA τ / 人化石夕晶粒較佳地係矩 形,且在大致上平行於源極黏合 右一#丨从古Α $ ^ ^ 口逼線或電線束之方向中具 有取小的直徑。再者,所有源椏指狀株在益一认π从怎 極金屬桿或源極滑架I 6連結在一件係錯一 /、同的源 1¾八執1你! ·喜;r冷 1 之以平行於延著配置閘極 黏〇墊1側邊仃進。源極黏合電線6 Λ φ a Μ ^ . . 貼附至源極金屬桿1 6 在玉扭體之紐側邊上垂直於閘極黏 磕S。A戽徊I ®4 A , σ電線7與汲極黏合電 線S 在母個電線群組中所有黏合雷始 电線杈佳地係平行的。
C:\Program Files\Patent\55546. ptd 第9頁 4t85 1 3 五 '發明說明(6) I:ΐ ΐ:短侧邊可用為一黏合區域’其提供具有-最佳 曰自由度與源極黏合電線配置之額外優點。推薦的電 晶粒上,如圖2中剖面線顯示,其中在每 ;黏合墊較佳地係分隔在大致相等的間距。 指狀:丄係:碳化'夕電晶體設計之零件,此處不同的連結 層用於'1灶5忍’其中2個金屬層係用於電晶體。第一金屬 越在連ί = ϊ指狀件13之金屬化,且第二金屬層用於橫 間,為了诖壯、s: Γ 連閘極指狀件15之金屬 同側上。源極金屬橫斷面i 7越㉟;f應黏合墊之電晶體 16。 ❻斷面Η越過-閘極滑架18至源極滑架 而前述包括數位細節與說明,苴 明之說明性,幻系非構成為限制::::些只不過係本發 技者將易於明瞭,其未脫離發明 〔七改對那些習於此 之申請專利範圍與它們的合法同枝=與範圍,如藉隨附 哥件疋義。
C:\ProgramFiles\Patent\55546.ptd 第 10 g
Claims (1)
- 85 1 3 案號 87117780 :::冰管7赛4〇 曰 89. 7. η , ;y ,年月 a 、 修正 申請專利範圍 1 . 一種用以互連射頻功率碳化矽場效電晶體之方法,該 電晶體包含一具有黏合電線在墊上之晶粒,該方法之特徵 在於配置至少一黏合墊在晶粒之不同側邊上,以大多數源 極黏合電線係實質地以垂直於閘極與汲極黏合電線之方式 配置。 2. —種用以互連射頻功率碳化矽場效電晶體之裝置,該 電晶體包含具有黏合電線在墊上之一晶粒,其特徵在於至 少一黏合墊係提供以配置在晶粒之不同侧邊上,其中大多 數源極黏合電線(6 )係實質上以垂直於閘極與汲極黏合電 線(7,8 )配置。 3. 如申請專利範圍第2項之裝置,其特徵在所有源極黏 合電線係垂直地配置至所有閘極與汲極黏合電線。 4. 一種射頻功率碳化矽場效電晶體,包含: 一碳化矽晶粒; 形成於内部指狀電極之碳化矽晶粒(5 ),每個電極具 有至少一電極指狀件,實包括至少一黏合墊; 連結至一源極之黏合墊的至少二源極黏合電線(6 ), 該等黏合墊位於晶粒之相對側上,且主要地平行於電極之 電極指狀件方向延伸; 連結至一閘極之黏合墊的至少一閘極黏合電線(7), 且主要地平行於電極之電極指狀件方向延伸; 連結至一汲極之黏合墊的至少一汲極黏合電線(8 ), 且主要地平行於電極之電極指狀件方向延伸,其中該等二 個源極黏合電線或大多數源極黏合電線(6 )係實質上垂直 配置至閘極與汲極黏合電線。O:\55\55546.ptc 第1頁 2000. 07.18. 011 '4 185 13 _案號87117780 年7月日 修正_ 六、申請專利範圍 5 .如申請專利範圍第4項之場效電晶體,其中所有源極 黏合電線(6 )實質上係垂直地配置至閘極與汲極黏合電線 (7 , 8) ° 6 .如申請專利範圍第4項之場效電晶體,其中碳化矽晶 粒(5)實質上係呈矩形,且具有在實質上平行於大多數源 極黏合電線(6 )之方向中最小的直徑。 7.如申請專利範圍第4項之場效電晶體,其中每個内部 指狀電極包括多數黏合墊,裝置更包含連結至每個電極的 每個該多數黏合墊之額外的黏合電線。 8 .如申請專利範圍第4項之場效電晶體,其中在每個電 線群組中所有黏合電線係呈平行。 9.如申請專利範圍第4項之場效電晶體,其中在每個黏 合墊群組中多數黏合墊係分隔在實質相等的間距。O:\55\55546.ptc 第2頁 2000.07.18.012
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9803485A SE520119C2 (sv) | 1998-10-13 | 1998-10-13 | Förfarande och anordning för hopkoppling av radiofrekvens-SiC-fälteffekttransistorer för högeffekttillämpningar |
Publications (1)
Publication Number | Publication Date |
---|---|
TW418513B true TW418513B (en) | 2001-01-11 |
Family
ID=20412927
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW87117780A TW418513B (en) | 1998-10-13 | 1998-10-27 | Method and device for interconnect radio frequency power SiC field effect transistors |
Country Status (11)
Country | Link |
---|---|
US (1) | US6365918B1 (zh) |
EP (1) | EP1147554A2 (zh) |
JP (1) | JP2002527905A (zh) |
KR (1) | KR20010088823A (zh) |
CN (1) | CN1156909C (zh) |
AU (1) | AU1302200A (zh) |
CA (1) | CA2345786A1 (zh) |
HK (1) | HK1048017A1 (zh) |
SE (1) | SE520119C2 (zh) |
TW (1) | TW418513B (zh) |
WO (1) | WO2000022666A2 (zh) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB0128351D0 (en) | 2001-11-27 | 2002-01-16 | Koninkl Philips Electronics Nv | Multi-chip module semiconductor devices |
US7002249B2 (en) * | 2002-11-12 | 2006-02-21 | Primarion, Inc. | Microelectronic component with reduced parasitic inductance and method of fabricating |
US8153464B2 (en) * | 2005-10-18 | 2012-04-10 | International Rectifier Corporation | Wafer singulation process |
CN101292349B (zh) * | 2005-10-19 | 2011-09-28 | Nxp股份有限公司 | 包括具有与接线耦接的电极的元件的器件 |
US7525152B2 (en) * | 2006-03-02 | 2009-04-28 | Freescale Semiconductor, Inc. | RF power transistor device with metal electromigration design and method thereof |
TWI455306B (zh) * | 2006-03-02 | 2014-10-01 | Freescale Semiconductor Inc | 具有金屬電移設計之射頻功率電晶體裝置及其方法 |
JP5085552B2 (ja) * | 2006-10-02 | 2012-11-28 | 株式会社東芝 | 半導体装置 |
JP5083229B2 (ja) * | 2009-01-21 | 2012-11-28 | 三菱電機株式会社 | 高周波半導体装置 |
JP2012175070A (ja) * | 2011-02-24 | 2012-09-10 | Panasonic Corp | 半導体パッケージ |
US10340811B2 (en) | 2016-11-28 | 2019-07-02 | Ford Global Technologies, Llc | Inverter switching devices with gate coils to enhance common source inductance |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2433871A1 (fr) * | 1978-08-18 | 1980-03-14 | Hitachi Ltd | Dispositif de formation d'image a semi-conducteur |
US5135890A (en) * | 1989-06-16 | 1992-08-04 | General Electric Company | Method of forming a hermetic package having a lead extending through an aperture in the package lid and packaged semiconductor chip |
JP2567976B2 (ja) * | 1990-08-29 | 1996-12-25 | シャープ株式会社 | 高周波低雑音半導体装置 |
US5264713A (en) * | 1991-06-14 | 1993-11-23 | Cree Research, Inc. | Junction field-effect transistor formed in silicon carbide |
US5270554A (en) * | 1991-06-14 | 1993-12-14 | Cree Research, Inc. | High power high frequency metal-semiconductor field-effect transistor formed in silicon carbide |
US5514604A (en) * | 1993-12-08 | 1996-05-07 | General Electric Company | Vertical channel silicon carbide metal-oxide-semiconductor field effect transistor with self-aligned gate for microwave and power applications, and method of making |
US5463242A (en) * | 1994-05-03 | 1995-10-31 | General Electric Company | Thin film circuits with high density connector |
EP0689233B1 (en) * | 1994-06-24 | 2008-10-15 | Sumitomo Electric Industries, Limited | Wafer and method of producing same |
US5488252A (en) * | 1994-08-16 | 1996-01-30 | Telefonaktiebolaget L M Erricsson | Layout for radio frequency power transistors |
US6124179A (en) * | 1996-09-05 | 2000-09-26 | Adamic, Jr.; Fred W. | Inverted dielectric isolation process |
US5834840A (en) * | 1995-05-25 | 1998-11-10 | Massachusetts Institute Of Technology | Net-shape ceramic processing for electronic devices and packages |
DE19522364C1 (de) * | 1995-06-20 | 1996-07-04 | Siemens Ag | Halbleiter-Bauelement |
US5821576A (en) * | 1995-10-18 | 1998-10-13 | Northrop Grumman Corporation | Silicon carbide power field effect transistor |
CN1131548C (zh) * | 1997-04-04 | 2003-12-17 | 松下电器产业株式会社 | 半导体装置 |
US5841184A (en) * | 1997-09-19 | 1998-11-24 | The Whitaker Corporation | Integrated emitter drain bypass capacitor for microwave/RF power device applications |
-
1998
- 1998-10-13 SE SE9803485A patent/SE520119C2/sv not_active IP Right Cessation
- 1998-10-27 TW TW87117780A patent/TW418513B/zh not_active IP Right Cessation
-
1999
- 1999-09-23 AU AU13022/00A patent/AU1302200A/en not_active Abandoned
- 1999-09-23 WO PCT/SE1999/001670 patent/WO2000022666A2/en not_active Application Discontinuation
- 1999-09-23 CA CA002345786A patent/CA2345786A1/en not_active Abandoned
- 1999-09-23 CN CNB998121444A patent/CN1156909C/zh not_active Expired - Fee Related
- 1999-09-23 JP JP2000576486A patent/JP2002527905A/ja active Pending
- 1999-09-23 KR KR1020017004039A patent/KR20010088823A/ko not_active Application Discontinuation
- 1999-09-23 EP EP99956401A patent/EP1147554A2/en not_active Withdrawn
- 1999-10-12 US US09/414,970 patent/US6365918B1/en not_active Expired - Fee Related
-
2003
- 2003-01-06 HK HK03100122.8A patent/HK1048017A1/zh unknown
Also Published As
Publication number | Publication date |
---|---|
US6365918B1 (en) | 2002-04-02 |
SE9803485D0 (sv) | 1998-10-13 |
SE9803485L (sv) | 2000-04-14 |
SE520119C2 (sv) | 2003-05-27 |
JP2002527905A (ja) | 2002-08-27 |
WO2000022666A3 (en) | 2000-07-20 |
CN1359535A (zh) | 2002-07-17 |
WO2000022666A2 (en) | 2000-04-20 |
KR20010088823A (ko) | 2001-09-28 |
EP1147554A2 (en) | 2001-10-24 |
CA2345786A1 (en) | 2000-04-20 |
HK1048017A1 (zh) | 2003-03-14 |
AU1302200A (en) | 2000-05-01 |
CN1156909C (zh) | 2004-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109818582B (zh) | 具有谐波陷波器的宽带功率放大器 | |
US6674157B2 (en) | Semiconductor package comprising vertical power transistor | |
US7898338B2 (en) | High power integrated RF amplifier | |
US6177834B1 (en) | Output matched LDMOS power transistor device | |
US9589927B2 (en) | Packaged RF amplifier devices with grounded isolation structures and methods of manufacture thereof | |
TW418513B (en) | Method and device for interconnect radio frequency power SiC field effect transistors | |
JP2000059152A (ja) | 高出力無線周波増幅器及び無線周波増幅回路 | |
EP2393111B1 (en) | Inductive bond-wire circuit | |
US7821102B2 (en) | Power transistor featuring a double-sided feed design and method of making the same | |
CN112468093A (zh) | 紧凑型三路多尔蒂放大器模块 | |
CN110581690A (zh) | 具有短截线电路的放大器和放大器模块 | |
CN113949346A (zh) | 用于多路径功率放大器的一体地形成的分离器和其制造方法 | |
CN116317989A (zh) | 具有偏置控制和谐波终止的集成功率放大器 | |
CN110176909B (zh) | 功率放大器 | |
JP2005535227A (ja) | 分布型電力増幅器のためのハイブリット構造 | |
WO2002056462A2 (en) | Gain and bandwidth enhancement for rf power amplifier package | |
US8357979B2 (en) | Electronic device comprising a field effect transistor for high-frequency applications | |
KR100862874B1 (ko) | 임피던스 매칭 장치 및 방법 | |
CN113014211A (zh) | 具有低压驱动级的多级功率放大器和装置 | |
Imran et al. | GaN HEMT based Ku-band Power Amplifier MMIC | |
Maassen et al. | Comparison between latest Si-LDMOS and GaN technology for RF-Power base station transistors | |
WO1999027646A1 (en) | High-frequency amplifier circuit device and high-frequency transmission system using the same | |
US20240105763A1 (en) | Metal-insulator-metal capacitor device with integrated wire bonding surface | |
US11979117B2 (en) | High frequency semiconductor amplifier | |
EP4297274A1 (en) | Flip chip doherty amplifier devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |